数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

EM357-RTR 数据表(PDF) 172 Page - Silicon Laboratories

部件名 EM357-RTR
功能描述  High-Performance, Integrated ZigBee/802.15.4 System-on-Chip
PDF  241 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  SILABS [Silicon Laboratories]
网页  http://www.silabs.com
标志 SILABS - Silicon Laboratories

EM357-RTR 数据表(HTML) 172 Page - Silicon Laboratories

Back Button EM357-RTR Datasheet HTML 168Page - Silicon Laboratories EM357-RTR Datasheet HTML 169Page - Silicon Laboratories EM357-RTR Datasheet HTML 170Page - Silicon Laboratories EM357-RTR Datasheet HTML 171Page - Silicon Laboratories EM357-RTR Datasheet HTML 172Page - Silicon Laboratories EM357-RTR Datasheet HTML 173Page - Silicon Laboratories EM357-RTR Datasheet HTML 174Page - Silicon Laboratories EM357-RTR Datasheet HTML 175Page - Silicon Laboratories EM357-RTR Datasheet HTML 176Page - Silicon Laboratories Next Button
Zoom Inzoom in Zoom Outzoom out
 172 / 241 page
background image
Rev 1.3
172
10. ADC (Analog to Digital Converter)
The EM35x ADC is a first-order sigma-delta converter with the following features:

Resolution of up to 14 bits

Sample times as fast as 5.33 µs (188 kHz)

Differential and single-ended conversions from six external and four internal sources

One voltage range (differential): -VREF to +VREF

Choice of internal or external VREF

Internal VREF may be output to PB0 or external VREF may be derived from PB0

Digital offset and gain correction

Dedicated DMA channel with one-shot and continuous operating modes
Figure 10.1 shows the basic ADC structure.
Figure 10.1. ADC Block Diagram
While the ADC Module supports both single-ended and differential inputs, the ADC input stage always operates in
differential mode. Single-ended conversions are performed by connecting one of the differential inputs to VREF/2
while fully differential operation uses two external inputs.
Note:
The regulator input voltage, VDD_PADS, cannot be measured using the ADC, but it can be measured through Ember
software.
Delta
Sigma
ADC
Decimator
Sample clock
1MHz
6MHz
`
VREF
VREF/2
GND
VDD_PADSA/2
GPIO
`
`
P input
MUX
VREF
VREF/2
GND
VDD_PADSA/2
GPIO
N input
MUX
ADC_DATA
register
or DMA
Offset and
Gain
Correction



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com