| 数据搜索系统,热门电子元器件搜索 |
|
TNETV6446AINZWT 数据表(PDF) 107 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TNETV6446AINZWT 数据表(HTML) 107 Page - Texas Instruments |
|
107 / 227 page ![]() CLK_OUT0 (Divide-by-1) 1 2 4 4 CLKIN/MXI CLK_OUT0 (Divide-by-2) 5 6 7 8 3 TMS320DM6446 www.ti.com SPRS283H – DECEMBER 2005 – REVISED SEPTEMBER 2010 Table 6-18. Switching Characteristics Over Recommended Operating Conditions for CLK_OUT0(1) (2) (see Figure 6-16) A-513, -594, NO. PARAMETER UNIT -810 MIN MAX 1 tC Cycle time, CLK_OUT0 37.037 74.074 ns 2 tw(CLKOUT0H) Pulse duration, CLK_OUT0 high 0.45P 0.55P ns 3 tw(CLKOUT0L) Pulse duration, CLK_OUT0 low 0.45P 0.55P ns 4 tt(CLKOUT0) Transition time, CLK_OUT0 0.05P ns 5 td(CLKINH-CLKO0H) Delay time, CLKIN/MXI high to CLK_OUT0 high (divide-by-1 only) 1 8 ns 6 td(CLKINL-CLKO0L) Delay time, CLKIN/MXI low to CLK_OUT0 low (divide-by-1 only) 1 8 ns 7 td(CLKINH-CLKO0L) Delay time, CLKIN/MXI high to CLK_OUT0 low (divide-by-2 only) 1 8 ns 8 td(CLKINH-CLKO0H) Delay time, CLKIN/MXI high to CLK_OUT0 high (divide-by-2 only) 1 8 ns (1) The reference points for the rise and fall transitions are measured at VOL MAX and VOH MIN. (2) P = 1/CLK_OUT0 clock frequency in nanoseconds (ns). For example, when CLK_OUT0 frequency is 27 MHz, use P = 37.04 ns. Figure 6-16. CLK_OUT0 Timing Copyright © 2005–2010, Texas Instruments Incorporated Peripheral and Electrical Specifications 107 Submit Documentation Feedback Product Folder Link(s): TMS320DM6446 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |