数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST7LITE49K2 数据表(PDF) 134 Page - STMicroelectronics

部件名 ST7LITE49K2
功能描述  Communication interfaces
PDF  245 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST7LITE49K2 数据表(HTML) 134 Page - STMicroelectronics

Back Button ST7LITE49K2 Datasheet HTML 130Page - STMicroelectronics ST7LITE49K2 Datasheet HTML 131Page - STMicroelectronics ST7LITE49K2 Datasheet HTML 132Page - STMicroelectronics ST7LITE49K2 Datasheet HTML 133Page - STMicroelectronics ST7LITE49K2 Datasheet HTML 134Page - STMicroelectronics ST7LITE49K2 Datasheet HTML 135Page - STMicroelectronics ST7LITE49K2 Datasheet HTML 136Page - STMicroelectronics ST7LITE49K2 Datasheet HTML 137Page - STMicroelectronics ST7LITE49K2 Datasheet HTML 138Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 134 / 245 page
background image
On-chip peripherals
ST7LITE49K2
134/245
Bit 4 = ICF2 Input capture flag 2
0: No input capture (reset value)
1: An input capture has occurred on the ICAP2 pin. To clear this bit, first read the SR
register, then read or write the low byte of the IC2R (IC2LR) register.
Bit 3 = OCF2 Output compare flag 2
0: No match (reset value)
1: The content of the free running counter has matched the content of the OC2R
register. To clear this bit, first read the SR register, then read or write the low byte of
the OC2R (OC2LR) register.
Bit 2 = TIMD Timer disable
This bit is set and cleared by software. When set, it freezes the timer prescaler and
counter and disables the output functions (OCMP1 and OCMP2 pins) to reduce power
consumption. Access to the timer registers is still available, allowing the timer
configuration to be changed while it is disabled.
0: Timer enabled
1: Timer prescaler, counter and outputs disabled
Bits 1:0 = Reserved, must be kept cleared
Timer A input capture 1 high register (TAIC1HR)
Reset value: undefined
This is an 8-bit read-only register that contains the high part of the counter value (transferred
by the input capture 1 event).
Timer A input capture 1 low register (TAIC1LR)
Reset value: undefined
This is an 8-bit read-only register that contains the low part of the counter value (transferred
by the input capture 1 event).
7
0
MSB
LSB
Read Only
7
0
MSB
LSB
Read Only



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com