数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST7LITE49K2 数据表(PDF) 153 Page - STMicroelectronics

部件名 ST7LITE49K2
功能描述  Communication interfaces
PDF  245 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST7LITE49K2 数据表(HTML) 153 Page - STMicroelectronics

Back Button ST7LITE49K2 Datasheet HTML 149Page - STMicroelectronics ST7LITE49K2 Datasheet HTML 150Page - STMicroelectronics ST7LITE49K2 Datasheet HTML 151Page - STMicroelectronics ST7LITE49K2 Datasheet HTML 152Page - STMicroelectronics ST7LITE49K2 Datasheet HTML 153Page - STMicroelectronics ST7LITE49K2 Datasheet HTML 154Page - STMicroelectronics ST7LITE49K2 Datasheet HTML 155Page - STMicroelectronics ST7LITE49K2 Datasheet HTML 156Page - STMicroelectronics ST7LITE49K2 Datasheet HTML 157Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 153 / 245 page
background image
ST7LITE49K2
On-chip peripherals
153/245
Note:
If a Bus Error occurs, a Stop or a repeated Start condition should be generated by the
Master to re-synchronize communication, get the transmission acknowledged and the bus
released for further communication
Bit 0 = GCAL General Call bit (slave mode).
This bit is set by hardware when a general call address is detected on the bus while
ENGC=1. It is cleared by hardware detecting a Stop condition (STOPF=1) or when the
interface is disabled (PE=0).
0: No general call address detected on bus
1: general call address detected on bus
I2C clock control register (I2CCCR)
Reset value: 0000 0000 (00h)
Bit 7 = FM/SM Fast/Standard I2C mode bit
This bit is set and cleared by software. It is not cleared when the interface is disabled
(PE=0).
0: Standard I2C mode
1: Fast I2C mode
Bits 6:0 = CC[6:0] 7-bit clock divider bits
These bits select the speed of the bus (FSCL) depending on the I
2C mode. They are not
cleared when the interface is disabled (PE=0).
Refer to the Electrical Characteristics section for the table of values.
Note:
The programmed FSCL assumes no load on SCL and SDA lines.
I2C data register (I2CDR)
Reset Value: 0000 0000 (00h)
Bits 7:0 = D[7:0] 8-bit Data register
These bits contain the byte to be received or transmitted on the bus.
Transmitter mode: byte transmission start automatically when the software writes
in the DR register.
Receiver mode: the first data byte is received automatically in the DR register
using the least significant bit of the address. Then, the following data bytes are
received one by one after reading the DR register.
7
0
FM/SM
CC6
CC5
CC4
CC3
CC2
CC1
CC0
Read / Write
7
0
D7
D6
D5
D4
D3
D2
D1
D0
Read / Write



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com