ST7LITE49K2 datasheet(151/245 Pages) STMICROELECTRONICS

151 / 245 page

ST7LITE49K2

On-chip peripherals

151/245

Bit 3 = BTF Byte Transfer Finished bit

This bit is set by hardware as soon as a byte is correctly received or transmitted with

interrupt generation if ITE=1. It is cleared by software reading SR1 register followed by

a read or write of DR register. It is also cleared by hardware when the interface is

disabled (PE=0).

–

Following a byte transmission, this bit is set after reception of the acknowledge

clock pulse. In case an address byte is sent, this bit is set only after the EV6 event

(See Figure 71). BTF is cleared by reading SR1 register followed by writing the

next byte in DR register.

–

Following a byte reception, this bit is set after transmission of the acknowledge

clock pulse if ACK=1. BTF is cleared by reading SR1 register followed by reading

the byte from DR register.

The SCL line is held low while BTF=1.

0: byte transfer not done

1: byte transfer succeeded

Bit 2 = ADSL Address matched bit (slave mode).

This bit is set by hardware as soon as the received slave address matched with the

OAR register content or a general call is recognized. An interrupt is generated if ITE=1.

It is cleared by software reading SR1 register or by hardware when the interface is

disabled (PE=0).

The SCL line is held low while ADSL=1.

0: Address mismatched or not received

1: Received address matched

Bit 1 = M/SL Master/Slave bit

This bit is set by hardware as soon as the interface is in Master mode (writing

START=1). It is cleared by hardware after detecting a Stop condition on the bus or a

loss of arbitration (ARLO=1). It is also cleared when the interface is disabled (PE=0).

0: Slave mode

1: Master mode

Bit 0 = SB Start bit (master mode).

This bit is set by hardware as soon as the Start condition is generated (following a write

START=1). An interrupt is generated if ITE=1. It is cleared by software reading SR1

hardware when the interface is disabled (PE=0).

0: No Start condition

1: Start condition generated

ST7LITE49K2 数据表(PDF) 151 Page - STMicroelectronics

ST7LITE49K2 数据表(HTML) 151 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载