ST7LITE49K2 datasheet(160/245 Pages) STMICROELECTRONICS

160 / 245 page

On-chip peripherals

ST7LITE49K2

160/245

Master mode transmit sequence

When software writes to the SPIDR register, the data byte is loaded into the 8-bit shift

When data transfer is complete:

●

The SPIF bit is set by hardware.

●

An interrupt request is generated if the SPIE bit is set and the interrupt mask in the

CCR register is cleared.

Clearing the SPIF bit is performed by the following software sequence:

An access to the SPICSR register while the SPIF bit is set

A read to the SPIDR register

Note:

While the SPIF bit is set, all writes to the SPIDR register are inhibited until the SPICSR

Slave mode operation

In slave mode, the serial clock is received on the SCK pin from the master device.

To operate the SPI in slave mode:

Write to the SPICSR register to perform the following actions:

–

Select the clock polarity and clock phase by configuring the CPOL and CPHA bits

(see Figure 77).

Note:

The slave must have the same CPOL and CPHA settings as the master.

–

Manage the SS pin as described in Section : Slave select management and

Figure 75. If CPHA = 1 SS must be held low continuously. If CPHA = 0 SS must be

held low during byte transmission and pulled up between each byte to let the slave

write in the shift register.

Write to the SPICR register to clear the MSTR bit and set the SPE bit to enable the SPI

I/O functions.

Slave mode transmit sequence

When software writes to the SPIDR register, the data byte is loaded into the 8-bit shift

The transmit sequence begins when the slave device receives the clock signal and the most

significant bit of the data on its MOSI pin.

When data transfer is complete:

●

The SPIF bit is set by hardware.

●

An interrupt request is generated if SPIE bit is set and interrupt mask in the CCR

Clearing the SPIF bit is performed by the following software sequence:

An access to the SPICSR register while the SPIF bit is set

A write or a read to the SPIDR register

Note:

While the SPIF bit is set, all writes to the SPIDR register are inhibited until the SPICSR

ST7LITE49K2 数据表(PDF) 160 Page - STMicroelectronics

ST7LITE49K2 数据表(HTML) 160 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

ST7LITE49K2 数据表(PDF) 160 Page - STMicroelectronics

ST7LITE49K2 数据表(HTML) 160 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载