ST7LITE49K2 datasheet(158/245 Pages) STMICROELECTRONICS

158 / 245 page

On-chip peripherals

ST7LITE49K2

158/245

Figure 74.

Single master/ single slave application

Slave select management

As an alternative to using the SS pin to control the Slave Select signal, the application can

choose to manage the Slave Select signal by software. This is configured by the SSM bit in

the SPICSR register (see Figure 76).

In software management, the external SS pin is free for other application uses and the

internal SS signal level is driven by writing to the SSI bit in the SPICSR register.

In Master mode:

●

SS internal must be held high continuously

In Slave mode:

There are two cases depending on the data/clock timing relationship (see Figure 75):

If CPHA = 1 (data latched on second clock edge):

●

SS internal must be held low during the entire transmission. This implies that in single

slave applications the SS pin either can be tied to VSS, or made free for standard I/O by

managing the SS function by software (SSM = 1 and SSI = 0 in the SPICSR register)

If CPHA = 0 (data latched on first clock edge):

●

SS internal must be held low during byte transmission and pulled high between each

byte to allow the slave to write to the shift register. If SS is not pulled high, a Write

Collision error will occur when the slave writes to the shift register (see Section : Write

collision error (WCOL)).

8-BIT SHIFT REGISTER

SPI

CLOCK

GENERATOR

8-BIT SHIFT REGISTER

MISO

MOSI

MISO

SCK

SLAVE

MASTER

+5V

MSBit

LSBit

MSBit

LSBit

Not used if SS is managed

by software

ST7LITE49K2 数据表(PDF) 158 Page - STMicroelectronics

ST7LITE49K2 数据表(HTML) 158 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载