 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
ST7LITE49K2 数据表(PDF) 203 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7LITE49K2 数据表(HTML) 203 Page - STMicroelectronics |
|
|
203 / 245 page  ST7LITE49K2 Electrical characteristics 203/245 13.4.2 On-chip peripherals 13.5 Communication interface characteristics 13.5.1 I2C interface Subject to general operating conditions for VDD, fOSC, and TA unless otherwise specified. Refer to I/O port characteristics for more details on the input/output alternate function characteristics (SDAI and SCLI). The ST7 I2C interface meets the electrical and timing requirements of the Standard I2C communication protocol. TA = -40°C to 125 °C, unless otherwise specified. Table 81 gives the values to be written in the I2CCCR register to obtain the required I2C SCL line frequency. Table 79. On-chip peripheral characteristics Symbol Parameter Conditions Typ Unit IDD(AT) 12-bit Auto-reload timer supply current(1) 1. Data based on a differential IDD measurement between reset configuration (timer stopped) and a timer running in PWM mode at fcpu= 8 MHz. fCPU=4 MHz VDD=3.0 V 10 μA fCPU=8 MHz VDD=5.0 V 50 IDD(I2C) I2C supply current(2) 2. Data based on a differential IDD measurement between reset configuration (I 2C disabled) and a permanent I2C master communication at 100 kHz (data sent equal to 55h). This measurement include the pad toggling consumption (4.7 kOhm external pull-up on clock and data lines). fCPU=4 MHz VDD=3.0 V 600 μA fCPU=8 MHz VDD=5.0 V 1000 IDD(SPI) SPI supply current(3) 3. Data based on a differential IDD measurement between reset configuration and a permanent SPI master communication (data sent equal to 55h). fCPU=8 MHz VDD=5.0 V 200 μA IDD(ADC) ADC supply current when converting(4) 4. Data based on a differential IDD measurement between reset configuration and continuous A/D conversions with amplifier disabled. fADC=4 MHz VDD=3.0 V 400 μA VDD=5.0 V 600 Table 80. I2C interface characteristics Symbol Parameter Conditions Min Max Unit fSCL (1) 1. The I2C interface will not function below the minimum clock speed of 4 MHz (see Table 81). I²C SCL frequency fCPU=4 MHz to 8 MHz, VDD= 2.4 to 5.5 V 400 kHz |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
