| 数据搜索系统,热门电子元器件搜索 |
|
ST7LITE49K2 数据表(PDF) 205 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7LITE49K2 数据表(HTML) 205 Page - STMicroelectronics |
|
205 / 245 page ![]() ST7LITE49K2 Electrical characteristics 205/245 13.5.2 SPI interface Subject to general operating conditions for VDD, fOSC, and TA unless otherwise specified. Refer to I/O port characteristics for more details on the input/output alternate function characteristics (SS, SCK, MOSI, MISO). Table 82. SPI interface characteristics Symbol Parameter Conditions Min Max Unit fSCK 1/tc(SCK) SPI clock frequency Master fCPU=8 MHz fCPU/128 0.0625 fCPU/4 2 MHz Slave fCPU=8 MHz 0 fCPU/2 4 tr(SCK) tf(SCK) SPI clock rise and fall time see I/O port pin description tsu(SS) (1) 1. Data based on design simulation, not tested in production. SS setup time (2) 2. Depends on fCPU. For example, if fCPU = 8 MHz, then TCPU = 1/fCPU =125 ns and tsu(SS)= 550 ns Slave (4 x TCPU) + 50 ns th(SS) (1) SS hold time Slave 120 tw(SCKH) (1) tw(SCKL) (1) SCK high and low time Master Slave 100 90 tsu(MI) (1) tsu(SI) (1) Data input setup time Master Slave 100 100 th(MI) (1) th(SI) (1) Data input hold time Master Slave 100 100 ta(SO) (1) Data output access time Slave 0 120 tdis(SO) (1) Data output disable time Slave 240 tv(SO) (1) Data output valid time Slave (after enable edge) 120 th(SO) (1) Data output hold time 0 tv(MO) (1) Data output valid time Master (after enable edge) 120 th(MO) (1) Data output hold time 0 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |