数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ZUSBOPTSC01ZAC 数据表(PDF) 206 Page - Zilog, Inc.

部件名 ZUSBOPTSC01ZAC
功能描述  Z8 Encore-R Motor Control Flash MCUs
PDF  402 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ZILOG [Zilog, Inc.]
网页  http://www.zilog.com
标志 ZILOG - Zilog, Inc.

ZUSBOPTSC01ZAC 数据表(HTML) 206 Page - Zilog, Inc.

Back Button ZUSBOPTSC01ZAC Datasheet HTML 202Page - Zilog, Inc. ZUSBOPTSC01ZAC Datasheet HTML 203Page - Zilog, Inc. ZUSBOPTSC01ZAC Datasheet HTML 204Page - Zilog, Inc. ZUSBOPTSC01ZAC Datasheet HTML 205Page - Zilog, Inc. ZUSBOPTSC01ZAC Datasheet HTML 206Page - Zilog, Inc. ZUSBOPTSC01ZAC Datasheet HTML 207Page - Zilog, Inc. ZUSBOPTSC01ZAC Datasheet HTML 208Page - Zilog, Inc. ZUSBOPTSC01ZAC Datasheet HTML 209Page - Zilog, Inc. ZUSBOPTSC01ZAC Datasheet HTML 210Page - Zilog, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 206 / 402 page
background image
I2C Master/Slave Controller
P R E L I M I N A R Y
PS024604-1005
Z8 Encore!® Motor Control Flash MCUs
Product Specification
184
12. The software responds to the NAK interrupt by clearing the TXI bit in the I2CCTL
Register and by asserting the FLUSH bit of the I2CCTL Register.
13. When the master has completed the Acknowledge cycle of the last transfer, it asserts a
STOP
or RESTART condition on the bus.
14. The slave I2C controller asserts the STOP/RESTART interrupt (sets the SPRS bit in the
I2CISTAT Register).
15. The software responds to the STOP interrupt by reading the I2CISTAT Register and
clearing the SPRS bit.
I2C Data Register
The I2C Data Register, shown in Table 92, contains the data that is to be loaded into the
Shift Register to transmit onto the I2C bus. This register also contains data that is loaded
from the Shift Register after it is received from the I2C bus. The I2C Shift Register is not
accessible in the Register File address space, but is used only to buffer incoming and out-
going data.
Writes by the software to the I2CDATA Register are blocked if a slave Write transaction is
underway (the I2C controller is in SLAVE mode, and data is being received).
I2C Interrupt Status Register
The read-only I2C Interrupt Status Register, shown in Table 93, indicates the cause of any
current I2C interrupt and provides status of the I2C controller
. When an interrupt occurs,
one or more of the TDRE, RDRF, SAM, ARBLST, SPRS or NCKI bits is set. The GCA and
RD
bits do not generate an interrupt but rather provide status associated with the
SAM
bit interrupt.
Table 92. I2C Data Register (I2CDATA)
BITS
7
6
5
4
3
2
1
0
FIELD
DATA
RESET
0
R/W
R/W
ADDR
F50H



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com