数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DSP56303 数据表(PDF) 204 Page - Freescale Semiconductor, Inc

部件名 DSP56303
功能描述  DSP56303 USER?셎 MANUAL
PDF  292 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

DSP56303 数据表(HTML) 204 Page - Freescale Semiconductor, Inc

Back Button DSP56303 Datasheet HTML 200Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 201Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 202Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 203Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 204Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 205Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 206Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 207Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 208Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 204 / 292 page
background image
DSP56303 User’s Manual, Rev. 2
9-12
Freescale Semiconductor
Triple Timer Module
9.3.2.1 Measurement Input Width (Mode 4)
In Mode 4, the timer counts the number of clocks that occur between opposite edges of an input
signal. After the first appropriate transition (as determined by the TCSR[INV] bit) occurs on the
TIO
input signal, the counter is loaded with the TLR value. If TCSR[INV] is set, the timer starts
on the first high-to-low (1 to 0) signal transition on the TIO signal. If the INV bit is cleared, the
timer starts on the first low-to-high (that is, 0 to 1) transition on the TIO signal. When the first
transition opposite in polarity to the INV bit setting occurs on the TIO signal, the counter stops.
TCSR[TCF] is set and a compare interrupt is generated if the TCSR[TCIE] bit is set. The value of
the counter (which measures the width of the TIO pulse) is loaded into the TCR, which can be
read to determine the external signal pulse width. If the TCSR[TRM] bit is set, the counter is
loaded with the TLR value on the first timer clock received following the next valid transition on
the TIO input signal, and the count resumes. If TCSR[TRM] is cleared, the counter continues to
increment on each timer clock. This process repeats until the timer is disabled.
Bit Settings
Mode Characteristics
TC3
TC2
TC1
TC0
Mode
Name
Function
TIO
Clock
0
1
0
0
4
Input width
Measurement
Input
Internal
Figure 9-11. Pulse Width Measurement Mode, TRM = 1
Mode 4 (internal clock): TRM = 1
N = write preload
M = write compare
TE
Clock
(CLK/2 or prescale CLK)
TLR
TCR
Counter
first event
M
0N
N + 1
M
N + 1
N
Interrupt Service
reads TCR; width
NOTE: If INV = 1, a 1-to-0 edge on TIO loads the counter, and a 0-to-1 edge on TIO
TCF (Compare Interrupt if TCIE = 1)
TIO pin
width being measured
stops the counter and loads TCR with the count.
= M - N clock
periods
Next 0-to-1 edge
on TIO loads
counter and
process repeats



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com