数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DSP56303 数据表(PDF) 208 Page - Freescale Semiconductor, Inc

部件名 DSP56303
功能描述  DSP56303 USER?셎 MANUAL
PDF  292 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

DSP56303 数据表(HTML) 208 Page - Freescale Semiconductor, Inc

Back Button DSP56303 Datasheet HTML 204Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 205Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 206Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 207Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 208Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 209Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 210Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 211Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 212Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 208 / 292 page
background image
DSP56303 User’s Manual, Rev. 2
9-16
Freescale Semiconductor
Triple Timer Module
9.3.3 Pulse Width Modulation
In Mode 7, the timer generates periodic pulses of a preset width. When the counter equals the
value in the TCPR, the TIO output signal is toggled and TCSR[TCF] is set. The contents of the
counter are placed into the TCR. If the TCSR[TCIE] bit is set, a compare interrupt is generated.
The counter continues to increment on each timer clock.
If counter overflow occurs, the TIO output signal is toggled, TCSR[TOF] is set, and an overflow
interrupt is generated if the TCSR[TOIE] bit is set. If the TCSR[TRM] bit is set, the counter is
loaded with the TLR value on the next timer clock and the count resumes. If the TCSR[TRM] bit
is cleared, the counter continues to increment on each timer clock. This process repeats until the
timer is disabled.
When the TCSR[TE] bit is set and the counter starts, the TIO signal assumes the value of INV. On
each subsequent toggle of the TIO signal, the polarity of the TIO signal is reversed. For example, if
the INV bit is set, the TIO signal generates the following signal: 1010. If the INV bit is cleared, the
TIO
signal generates the following signal: 0101.
The value of the TLR determines the output period ($FFFFFF
− TLR + 1). The timer counter
increments the initial TLR value and toggles the TIO signal when the counter value exceeds
$FFFFFF. The duty cycle of the TIO signal is determined by the value in the TCPR. When the
value in the TLR increments to a value equal to the value in the TCPR, the TIO signal is toggled.
The duty cycle is equal to ($FFFFFF – TCPR) divided by ($FFFFFF
− TLR + 1). For a 50
percent duty cycle, the value of TCPR is equal to ($FFFFFF + TLR + 1)/2.
Note:
The value in TCPR must be greater than the value in TLR.
Bit Settings
Mode Characteristics
TC3
TC2
TC1
TC0
Mode
Name
Function
TIO
Clock
0
1
1
1
7
Pulse width modulation
PWM
Output
Internal



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com