数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DSP56303 数据表(PDF) 212 Page - Freescale Semiconductor, Inc

部件名 DSP56303
功能描述  DSP56303 USER?셎 MANUAL
PDF  292 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

DSP56303 数据表(HTML) 212 Page - Freescale Semiconductor, Inc

Back Button DSP56303 Datasheet HTML 208Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 209Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 210Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 211Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 212Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 213Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 214Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 215Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 216Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 212 / 292 page
background image
DSP56303 User’s Manual, Rev. 2
9-20
Freescale Semiconductor
Triple Timer Module
9.3.4.2 Watchdog Toggle (Mode 10)
In Mode 10, the timer toggles an external signal after a preset period. The TIO signal is set to the
value of the INV bit.When the counter equals the value in the TCPR, TCSR[TCF] is set, and a
compare interrupt is generated if the TCSR[TCIE] bit is also set. If the TCSR[TRM] bit is set, the
counter loads with the TLR value on the next timer clock and the count resumes. Therefore, TRM
= 1 is not useful for watchdog functions. If the TCSR[TRM] bit is cleared, the counter continues
to increment on each subsequent timer clock. When a counter overflow occurs, the polarity of the
TIO
output signal is inverted. The counter is reloaded whenever the TLR is written with a new
value while the TCSR[TE] bit is set. This process repeats until the timer is disabled. In Mode 10,
internal logic preserves the TIO value and direction for an additional 2.5 internal clock cycles after
the hardware RESET signal is asserted. This convention ensures that a valid reset signal is
generated when the TIO signal resets the DSP56303.
9.3.4.3 Reserved Modes
Modes 8, 11, 12, 13, 14, and 15 are reserved.
Bit Settings
Mode Characteristics
TC3
TC2
TC1
TC0
Mode
Name
Function
TIO
Clock
1010
10
Toggle
Watchdog
Output
Internal
Figure 9-19. Watchdog Toggle Mode
Mode 10 (internal clock): TRM = 0
N = write preload
M = write compare
TE
Clock
(CLK/2 or prescale CLK)
TLR
TCF (Compare Interrupt if TCIE = 1)
Counter (TCR)
first event
M
0
N
M
1
N
TRM = 1 is not useful for watchdog function
0
M + 1
TOF (Overflow Interrupt if TOIE = 1)
TIO pin (INV = 0)
TIO pin (INV = 1)
N + 1
float
float
low
high
TIO can connect to the RESET pin, internal hardware preserves the TIO value and
direction for an additional 2.5 clocks to ensure a reset of valid length.
TCPR



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com