数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DSP56303 数据表(PDF) 148 Page - Freescale Semiconductor, Inc

部件名 DSP56303
功能描述  DSP56303 USER?셎 MANUAL
PDF  292 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

DSP56303 数据表(HTML) 148 Page - Freescale Semiconductor, Inc

Back Button DSP56303 Datasheet HTML 144Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 145Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 146Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 147Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 148Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 149Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 150Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 151Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 152Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 148 / 292 page
background image
DSP56303 User’s Manual, Rev. 2
7-16
Freescale Semiconductor
Enhanced Synchronous Serial Interface (ESSI)
Figure 7-3. ESSI Clock Generator Functional Block Diagram
Figure 7-4. ESSI Frame Sync Generator Functional Block Diagram
SCn0
SCKn
CRB(SCD0)
CRB(SCKD)
CRB(SYN) = 1
SCD0 = 0
RCLOCK
TCLOCK
Internal Bit Clock
SYN = 1
CRA(WL2–0)
RX Shift Register
TX Shift Register
/1 or /8
/1 to /256
FCORE
RX
Word
Clock
SYN = 0
SCD0 = 1
•FCORE is the DSP56300 core internal
clock frequency.
• ESSI internal clock range:
min = FOSC/4096
max = FOSC/4
• ‘n’ in signal name is ESSI # (0 or 1)
Sync:
TX 1, or
Async:
RX clk
Sync:
TX/RX clk
Async:
TX clk
0
0
0
255
CRA(PSR)
CRA(PM7:0)
/8, /12, /16, /24,
12
3 4,5
Flag0 Out
(Sync Mode)
CRB(OF0)
CRB(TE1)
TX 1
Flag0 In
(Sync Mode)
SSISR(IF0)
1
SYN = 0
0
/8, /12, /16, /24,
12
3 4,5
/2
CRA(WL2–0)
TX
Word
Clock
Flag0
(Opposite
from SSI)
or
Frame Sync
Transmit
Frame Sync
Receive
RX
Word
TX Word
Clock
CRA(DC4:0)
Receive
Control
Logic
Transmit
Control
Logic
Sync-
Type
Sync
Type
CRB(SYN) = 0
SYN =
Internal Rx Frame Sync
CRB(SCD1) = 1
SYN = 1
SCD1 =
SYN = 0
CRB(SCD1)
Internal TX Frame Sync
SCn1
/1 to /32
31
0
CRB(FSL1)
CRB(FSL[1–0])
CRA(DC4–0)
/1 to /32
31
0
SCn2
CRB(SCD2)
Flag1 Out,
(Sync Mode)
CRB(OF1)
CRB(TE2)
TX 2,
or drive enb.
CRA(SSC1)
Flag1 In
SSISR(IF1)
(Sync Mode)
CRB(FSR)
Sync:
TX 2 Flag1,
Async:
RX F.S.
or drive enb.
Sync:
TX/RX F.S.
Async:
TX F.S.
CRB(FSR)
These signals are
identical in sync mode.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com