数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DSP56303 数据表(PDF) 145 Page - Freescale Semiconductor, Inc

部件名 DSP56303
功能描述  DSP56303 USER?셎 MANUAL
PDF  292 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

DSP56303 数据表(HTML) 145 Page - Freescale Semiconductor, Inc

Back Button DSP56303 Datasheet HTML 141Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 142Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 143Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 144Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 145Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 146Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 147Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 148Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 149Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 145 / 292 page
background image
ESSI Programming Model
DSP56303 User’s Manual, Rev. 2
Freescale Semiconductor
7-13
This section discusses the ESSI registers and describes their bits. Section 7.6, GPIO Signals and
Registers, on page 7-33 covers ESSI GPIO.
7.5.1 ESSI Control Register A (CRA)
The ESSI Control Register A (CRA) is one of two 24-bit read/write control registers that direct
the operation of the ESSI. CRA controls the ESSI clock generator bit and frame sync rates, word
length, and number of words per frame for serial data.
Figure 7-2. ESSI Control Register A(CRA)
23
22
21
20
19
18
17
16
15
14
13
12
SSC1
WL2
WL1
WL0
ALC
DC4
DC3
DC2
DC1
DC0
11
10
98
7654
3210
PSR
PM7
PM6
PM5
PM4
PM3
PM2
PM1
PM0
—Reserved bit; read as 0; write to 0 for future compatibility.
(ESSI0 X:$FFFFB5, ESSI1 X:$FFFFA5)
Table 7-3. ESSI Control Register A (CRA) Bit Definitions
Bit Number
Bit Name
Reset Value
Description
23
0
Reserved. Write to 0 for future compatibility.
22
SSC1
0
Select SC1
Controls the functionality of the SC1 signal. If SSC1 is set, the ESSI is
configured in Synchronous mode (the CRB synchronous/asynchronous bit
(SYN) is set), and transmitter 2 is disabled (transmit enable (TE2) = 0), then
the SC1 signal acts as the transmitter 0 driver-enabled signal while the SC1
signal is configured as output (SCD1 = 1). This configuration enables an
external buffer for the transmitter 0 output. If SSC1 is cleared, the ESSI is
configured in Synchronous mode (SYN = 1), and transmitter 2 is disabled
(TE2 = 0), then the SC1 acts as the serial I/O flag while the SC1 signal is
configured as output (SCD1 = 1).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com