DSP56303 datasheet(183/292 Pages) FREESCALE

183 / 292 page

SCI Programming Model

DSP56303 User’s Manual, Rev. 2

Freescale Semiconductor

8-15

8.6.2 SCI Status Register (SSR)

The SSR is a read-only register that indicates the status of the SCI.

765

IDLE

RDRF

TDRE

TRNE

—Reserved bit; read as 0; write to 0 for future compatibility.

Table 8-3. SCI Status Register

Table 8-4. SCI Status Register (SSR) Bit Definitions

Bit

Number

Bit

Name

Reset

Value

Description

23–8

Reserved. Write to 0 for future compatibility.

7R80

Received Bit 8

In 11-bit Asynchronous Multidrop mode, the R8 bit indicates whether the received byte

is an address or data. R8 is set for addresses and is cleared for data. R8 is not affected

by reads of the SRX or SCI status register. A hardware RESET signal, a software

RESET instruction, an SCI individual reset, or a STOP instruction clears R8.

6FE0

Framing Error Flag

In Asynchronous mode, FE is set when no stop bit is detected in the data string

received. FE and RDRE are set simultaneously when the received word is transferred to

the SRX. However, the FE flag inhibits further transfer of data into the SRX until it is

cleared. FE is cleared when the SCI status register is read followed by a read of the

SRX. A hardware RESET signal, a software RESET instruction, an SCI individual reset,

or a STOP instruction clears FE. In 8-bit Synchronous mode, FE is always cleared. If the

byte received causes both framing and overrun errors, the SCI receiver recognizes only

the overrun error.

5PE0

Parity Error

In 11-bit Asynchronous modes, PE is set when an incorrect parity bit is detected in the

received character. PE and RDRF are set simultaneously when the received word is

transferred to the SRX. If PE is set, further data transfer into the SRX is not inhibited. PE

is cleared when the SCI status register is read, followed by a read of SRX. A hardware

RESET signal, a software RESET instruction, an SCI individual reset, or a STOP

instruction also clears PE. In 10-bit Asynchronous mode, 11-bit multidrop mode, and

8-bit Synchronous mode, the PE bit is always cleared since there is no parity bit in these

modes. If the byte received causes both parity and overrun errors, the SCI receiver

recognizes only the overrun error.

DSP56303 数据表(PDF) 183 Page - Freescale Semiconductor, Inc

DSP56303 数据表(HTML) 183 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载