数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8S/2214 数据表(PDF) 271 Page - Renesas Technology Corp

部件名 H8S/2214
功能描述  16-Bit Single-Chip Microcomputer H8S Family/H8S/2200 Series
PDF  936 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8S/2214 数据表(HTML) 271 Page - Renesas Technology Corp

Back Button H8S/2214 Datasheet HTML 267Page - Renesas Technology Corp H8S/2214 Datasheet HTML 268Page - Renesas Technology Corp H8S/2214 Datasheet HTML 269Page - Renesas Technology Corp H8S/2214 Datasheet HTML 270Page - Renesas Technology Corp H8S/2214 Datasheet HTML 271Page - Renesas Technology Corp H8S/2214 Datasheet HTML 272Page - Renesas Technology Corp H8S/2214 Datasheet HTML 273Page - Renesas Technology Corp H8S/2214 Datasheet HTML 274Page - Renesas Technology Corp H8S/2214 Datasheet HTML 275Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 271 / 936 page
background image
Section 7 DMA Controller
Rev.4.00 Sep. 18, 2008 Page 211 of 872
REJ09B0189-0400
(5) Block Transfer Mode
In response to a single transfer request, a block transfer of the specified block size is carried out.
This is repeated the specified number of times, once each time there is a transfer request. At the
end of each single block transfer, one address is restored to its original setting. An interrupt
request can be sent to the CPU or DTC when the specified number of block transfers have been
completed. Both addresses are specified as 24 bits.
7.5.2
Sequential Mode
Sequential mode can be specified by clearing the RPE bit in DMACR to 0. In sequential mode,
MAR is updated after each byte or word transfer in response to a single transfer request, and this is
executed the number of times specified in ETCR.
One address is specified by MAR, and the other by IOAR. The transfer direction can be specified
by the DTDIR bit in DMACR.
Table 7.7 summarizes register functions in sequential mode.
Table 7.7
Register Functions in Sequential Mode
Function
Register
DTDIR = 0 DTDIR = 1 Initial Setting
Operation
23
0
MAR
Source
address
register
Destination
address
register
Start address of
transfer destination
or transfer source
Incremented/
decremented every
transfer
23
0
IOAR
15
H'FF
Destination
address
register
Source
address
register
Start address of
transfer source or
transfer destination
Fixed
0
15
ETCR
Transfer counter
Number of transfers Decremented every
transfer; transfer
ends when count
reaches H'0000
Legend:
MAR:
Memory address register
IOAR:
I/O address register
ETCR: Transfer count register
DTDIR: Data transfer direction bit
MAR specifies the start address of the transfer source or transfer destination as 24 bits. MAR is
incremented or decremented by 1 or 2 each time a byte or word is transferred.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com