AM79C971VCW datasheet(104/265 Pages) AMD

104 / 265 page

104

Am79C971

bit IEEE station address. It can be overwritten by the

host computer and its content has no effect on the op-

eration of the controller. The software must copy the

station address from the Address PROM space to the

initialization block or to CSR12-14 in order for the re-

ceiver to accept unicast frames directed to this station.

The six bytes of the IEEE station address occupy the

first six locations of the Address PROM space. The

next six bytes are reserved. Bytes 12 and 13 should

match the value of the checksum of bytes 1 through 11

and 14 and 15. Bytes 14 and 15 should each be ASCII

“W” (57h). The above requirements must be met in

order to be compatible with AMD driver software.

APROMWE bit (BCR2, bit 8) must be set to 1 to enable

write access to the Address PROM space.

Reset Register

A read of the Reset register creates an internal soft-

ware reset (S_RESET) pulse in the Am79C971 control-

ler. The internal S_RESET pulse that is generated by

this access is different from both the assertion of the

hardware RST pin (H_RESET) and from the assertion

of the software STOP bit. Specifically, S_RESET is the

equivalent of the assertion of the RST pin (H_RESET)

except that S_RESET has no effect on the BCR or PCI

Configuration space locations or on the T-MAU.

The NE2100 LANCE-based family of Ethernet cards

requires that a write access to the Reset register fol-

lows each read access to the Reset register. The

Am79C971 controller does not have a similar require-

ment. The write access is not required and does not

have any effect.

Note: The Am79C971 controller cannot service any

slave accesses for a very short time after a read access

of the Reset register, because the internal S_RESET

operation takes about 1

µs to finish. The Am79C971

controller will terminate all slave accesses with the as-

sertion of DEVSEL and STOP while TRDY is not as-

serted, signaling to the initiator to disconnect and retry

the access at a later time.

Word I/O Mode

After H_RESET, the Am79C971 controller is pro-

grammed to operate in Word I/O mode. DWIO (BCR18,

bit 7) will be cleared to 0. It will then be loaded by the

value in the EEPROM. Table 20 shows how the 32

bytes of address space are used in Word I/O mode.

All I/O resources must be accessed in word quantities

and on word addresses. The Address PROM locations

can also be read in byte quantities. The only allowed

DWord operation is a write access to the RDP, which

switches the device to DWord I/O mode. A read access

other than listed in the table below will yield undefined

data, a write operation may cause unexpected repro-

gramming of the Am79C971 control registers. Table 20

shows legal I/O accesses in Word I/O mode.

Double Word I/O Mode

After H_RESET, the Am79C971 controller is pro-

grammed to operate in Word I/O mode. DWIO (BCR18,

bit 7) will be cleared to 0. It will then be loaded by the

value in the EEPROM. Table 20 shows how the 32

bytes of address space are used in Word I/O mode.

All I/O resources must be accessed in word quantities

and on word addresses. The Address PROM locations

can also be read in byte quantities. The only allowed

DWord operation is a write access to the RDP, which

switches the device to DWord I/O mode. A read access

other than listed in the table below will yield undefined

data, a write operation may cause unexpected repro-

gramming of the Am79C971 control registers. Table 23

shows legal I/O accesses in Word I/O mode.

Double Word I/O Mode

The Am79C971 controller can be configured to operate

in DWord (32-bit) I/O mode. The software can invoke

the DWIO mode by performing a DWord write access

to the I/O location at offset 10h (RDP). The data of the

write access must be such that it does not affect the in-

tended operation of the Am79C971 controller. Setting

the device into 32-bit I/O mode is usually the first oper-

ation after H_RESET or S_RESET. The RAP register

will point to CSR0 at that time. Writing a value of 0 to

CSR0 is a safe operation. DWIO (BCR18, bit 7) will be

set to 1 as an indication that the Am79C971 controller

operates in 32-bit I/O mode.

Table 20.

I/O Map In Word I/O Mode (DWIO = 0)

Offset

No. of

Bytes

00h - 0Fh

APROM

10h

RDP

12h

RAP (shared by RDP and BDP)

14h

Reset Register

16h

BDP

18h - 1Fh

Reserved

Table 21.

I/O Map In Word I/O Mode (DWIO = 0)

Offset

No. of

Bytes

00h - 0Fh

APROM

10h

RDP

12h

RAP (shared by RDP and BDP)

14h

Reset Register

16h

BDP

18h - 1Fh

Reserved

AM79C971VCW 数据表(PDF) 104 Page - Advanced Micro Devices

AM79C971VCW 数据表(HTML) 104 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

AM79C971VCW 数据表(PDF) 104 Page - Advanced Micro Devices

AM79C971VCW 数据表(HTML) 104 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载