数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AM79C971VCW 数据表(PDF) 106 Page - Advanced Micro Devices

部件名 AM79C971VCW
功能描述  PCnet??FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus
PDF  265 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AMD [Advanced Micro Devices]
网页  http://www.amd.com
标志 AMD - Advanced Micro Devices

AM79C971VCW 数据表(HTML) 106 Page - Advanced Micro Devices

Back Button AM79C971VCW Datasheet HTML 102Page - Advanced Micro Devices AM79C971VCW Datasheet HTML 103Page - Advanced Micro Devices AM79C971VCW Datasheet HTML 104Page - Advanced Micro Devices AM79C971VCW Datasheet HTML 105Page - Advanced Micro Devices AM79C971VCW Datasheet HTML 106Page - Advanced Micro Devices AM79C971VCW Datasheet HTML 107Page - Advanced Micro Devices AM79C971VCW Datasheet HTML 108Page - Advanced Micro Devices AM79C971VCW Datasheet HTML 109Page - Advanced Micro Devices AM79C971VCW Datasheet HTML 110Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 106 / 265 page
background image
106
Am79C971
Table 24.
I/O Map In DWord I/O Mode (DWIO = 1)
Table 25.
Legal I/O Accesses in Double Word I/O
Mode (DWIO =1)
USER ACCESSIBLE REGISTERS
The Am79C971 controller has three types of user reg-
isters: the PCI configuration registers, the Control and
Status registers (CSR), and the Bus Control registers
(BCR).
The Am79C971 controller implements all PCnet-ISA
(Am79C960) registers, all C-LANCE (Am79C90) regis-
ters, plus a number of additional registers. The
Am79C971 controller CSRs are compatible upon
power up with both the PCnet-ISA CSRs and all of the
C-LANCE CSRs.
The PCI configuration registers can be accessed in any
data width. All other registers must be accessed ac-
cording to the I/O mode that is currently selected.
When WIO mode is selected, all other register loca-
tions are defined to be 16 bits in width. When DWIO
mode is selected, all these register locations are de-
fined to be 32 bits in width, with the upper 16 bits of
most register locations marked as reserved locations
with undefined values. When performing register write
operations in DWIO mode, the upper 16 bits should al-
ways be written as zeros. When performing register
read operations in DWIO mode, the upper 16 bits of I/
O resources should always be regarded as having un-
defined values, except for CSR88.
The Am79C971 registers can be divided into four
groups: PCI Configuration, Setup, Running, and Test.
Registers not included in any of these categories can
be assumed to be intended for diagnostic purposes.
Table 23.
Legal I/O Accesses in Word I/O Mode (DWIO = 0)
AD[4:0]
BE[3:0]
Type
Comment
0XX00
1110
RD
Byte read of APROM location 0h, 4h, 8h or Ch
0XX01
1101
RD
Byte read of APROM location 1h, 5h, 9h or Dh
0XX10
1011
RD
Byte read of APROM location 2h, 6h, Ah or Eh
0XX11
0111
RD
Byte read of APROM location 3h, 7h, Bh or Fh
0XX00
1100
RD
Word read of APROM locations 1h (MSB) and 0h (LSB), 5h and 4h, 8h and 9h or
Ch and Dh
0XX10
0011
RD
Word read of APROM locations 3h (MSB) and 2h (LSB), 7h and 6h, Bh and Ah or
Fh and Eh
10000
1100
RD
Word read of RDP
10010
0011
RD
Word read of RAP
10100
1100
RD
Word read of Reset Register
10110
0011
RD
Word read of BDP
0XX00
1100
WR
Word write to APROM locations 1h (MSB) and 0h (LSB), 5h and 4h, 8h and 9h or
Ch and Dh
0XX10
0011
WR
Word write to APROM locations 3h (MSB) and 2h (LSB), 7h and 6h, Bh and Ah or
Fh and Eh
10000
1100
WR
Word write to RDP
10010
0011
WR
Word write to RAP
10100
1100
WR
Word write to Reset Register
10110
0011
WR
Word write to BDP
10000
0000
WR
DWord write to RDP,
switches device to DWord I/O mode
Offset
No. of Bytes
Register
00h - 0Fh
16
APROM
10h
4
RDP
14h
4
RAP (shared by RDP and
BDP)
18h
4
Reset Register
1Ch
4
BDP
AD[4:0] BE[3:0]
Type
Comment
0XX00
0000
RD
DWord read of APROM
locations 3h (MSB) to 0h (LSB),
7h to 4h, Bh to 8h or Fh to Ch
10000
0000
RD
DWord read of RDP
10100
0000
RD
DWord read of RAP
11000
0000
RD
DWord read of Reset Register
11100
0000
RD
DWord read of BDP
0XX00
0000
WR
DWord write to APROM
locations 3h (MSB) to 0h (LSB),
7h to 4h, Bh to 8h or Fh to Ch
10000
0000
WR
DWord write to RDP
10100
0000
WR
DWord write to RAP
11000
0000
WR
DWord write to Reset Register
11100
0000
WR
DWord write of BDP



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com