TNETV2664FIBZWT datasheet(150/249 Pages) TI1

150 / 249 page

TMS320C6424

SPRS347D – MARCH 2007 – REVISED DECEMBER 2009

www.ti.com

Table 6-8. EDMA Parameter Set RAM

HEX ADDRESS RANGE

DESCRIPTION

0x01C0 4000 - 0x01C0 401F

Parameters Set 0 (8 32-bit words)

0x01C0 4020 - 0x01C0 403F

Parameters Set 1 (8 32-bit words)

0x01C0 4040 - 0x01C0 405F

Parameters Set 2 (8 32-bit words)

0x01C0 4060 - 0x01C0 407F

Parameters Set 3 (8 32-bit words)

0x01C0 4080 - 0x01C0 409F

Parameters Set 4 (8 32-bit words)

0x01C0 40A0 - 0x01C0 40BF

Parameters Set 5 (8 32-bit words)

...

0x01C0 4FC0 - 0x01C0 4FDF

Parameters Set 126 (8 32-bit words)

0x01C0 4FE0 - 0x01C0 4FFF

Parameters Set 127 (8 32-bit words)

Table 6-9. Parameter Set Entries

HEX OFFSET ADDRESS

ACRONYM

PARAMETER ENTRY

WITHIN THE PARAMETER SET

0x0000

OPT

Option

0x0004

SRC

Source Address

0x0008

A_B_CNT

A Count, B Count

0x000C

DST

Destination Address

0x0010

SRC_DST_BIDX

Source B Index, Destination B Index

0x0014

LINK_BCNTRLD

Link Address, B Count Reload

0x0018

SRC_DST_CIDX

Source C Index, Destination C Index

0x001C

CCNT

C Count

6.5

Reset

The reset controller detects the different type of resets supported on the C6424 device and manages the

distribution of those resets throughout the device.

The C6424 device has several types of device-level resets - power-on reset, warm reset, max reset, and

CPU reset. Table 6-10 explains further the types of reset, the reset initiator, and the effects of each reset

on the chip. See Section 6.5.9, Reset Electrical Data/Timing, for more information on the effects of each

reset on the PLL controllers and their clocks.

Table 6-10. Device-Level Global Reset Types

TYPE

INITIATOR

EFFECT(s)

Global chip reset (Cold reset). Activates the POR signal on chip,

which resets the entire chip including the emulation logic.

Power-on Reset

POR pin

The power-on reset (POR) pin must be driven low during power

(POR)

ramp of the device.

Device boot and configuration pins are latched.

Resets everything except for the emulation logic. Emulator stays

Warm Reset

RESET pin

alive during Warm Reset.

Device boot and configuration pins are latched.

Same as a Warm Reset, except the C6424 device boot and

Max Reset

Emulator, WD Timer (Timer 2)

configuration pins are not re-latched.

In addition to device-level global resets, the PSC provides the capability to cause local resets to

peripherals and/or the CPU.

6.5.1

Power-on Reset (POR Pin)

Power-on Reset (POR) is initiated by the POR pin and is used to reset the entire chip, including the

150

Peripheral Information and Electrical Specifications

Submit Documentation Feedback

Product Folder Link(s): TMS320C6424

TNETV2664FIBZWT 数据表(PDF) 150 Page - Texas Instruments

TNETV2664FIBZWT 数据表(HTML) 150 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载