数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TNETV2664FIBZWT 数据表(PDF) 43 Page - Texas Instruments

Click here to check the latest version.
部件名 TNETV2664FIBZWT
功能描述  Fixed-Point Digital Signal Processor
PDF  249 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

TNETV2664FIBZWT 数据表(HTML) 43 Page - Texas Instruments

Back Button TNETV2664FIBZWT Datasheet HTML 39Page - Texas Instruments TNETV2664FIBZWT Datasheet HTML 40Page - Texas Instruments TNETV2664FIBZWT Datasheet HTML 41Page - Texas Instruments TNETV2664FIBZWT Datasheet HTML 42Page - Texas Instruments TNETV2664FIBZWT Datasheet HTML 43Page - Texas Instruments TNETV2664FIBZWT Datasheet HTML 44Page - Texas Instruments TNETV2664FIBZWT Datasheet HTML 45Page - Texas Instruments TNETV2664FIBZWT Datasheet HTML 46Page - Texas Instruments TNETV2664FIBZWT Datasheet HTML 47Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 43 / 249 page
background image
TMS320C6424
www.ti.com
SPRS347D – MARCH 2007 – REVISED DECEMBER 2009
Table 2-14. DDR2 Memory Controller Terminal Functions (continued)
SIGNAL
OTHER(2)
TYPE(1)
DESCRIPTION
ZWT
ZDU
(3)
NAME
NO.
NO.
DDR_D[31]
T19
Y22
DDR_D[30]
U19
AA21
DDR_D[29]
V18
Y21
DDR_D[28]
U18
AB20
DDR_D[27]
W17
Y20
DDR_D[26]
T18
AA20
DDR_D[25]
U17
AB19
DDR_D[24]
V17
Y19
DDR_D[23]
T17
AA19
DDR_D[22]
V16
AB18
DDR_D[21]
W16
AB17
DDR_D[20]
U15
Y17
DDR_D[19]
V15
AA17
DDR_D[18]
W15
AB16
DDR_D[17]
V14
Y16
DDR_D[16]
W14
AA16
DDR2 bi-directional data bus can be configured as 32-bits wide
I/O/Z
DVDDR2
or 16-bits wide.
DDR_D[15]
V7
AB6
DDR_D[14]
W6
Y6
DDR_D[13]
V6
AA6
DDR_D[12]
W5
AB5
DDR_D[11]
V5
Y5
DDR_D[10]
U5
AA5
DDR_D[9]
W4
W5
DDR_D[8]
V4
AB4
DDR_D[7]
W3
W4
DDR_D[6]
V3
AB3
DDR_D[5]
U3
Y3
DDR_D[4]
V2
AA3
DDR_D[3]
U2
AA2
DDR_D[2]
U1
W2
DDR_D[1]
T2
Y2
DDR_D[0]
T1
Y1
DDR_VREF
T15
W18
I
(3)
Reference voltage input for the SSTL_18 I/O buffers
DDR_VSSDLL
T13
W15
GND
(3)
Ground for the DDR2 DLL
DDR_VDDDLL
T12
W14
S
(3)
Power (1.8 Volts) for the DDR2 Digital Locked Loop
Impedance control for DDR2 outputs. This must be connected
DDR_ZN
T10
W12
(3)
via a 200-
Ω resistor to DVDDR2.
Impedance control for DDR2 outputs. This must be connected
DDR_ZP
T11
W13
(3)
via a 200-
Ω resistor to VSS.
Copyright © 2007–2009, Texas Instruments Incorporated
Device Overview
43
Submit Documentation Feedback
Product Folder Link(s): TMS320C6424



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com