TNETV2664FIBZWT datasheet(38/249 Pages) TI1

38 / 249 page

TMS320C6424

SPRS347D – MARCH 2007 – REVISED DECEMBER 2009

www.ti.com

Table 2-12. EMIFA Terminal Functions (EMIFA Pinout Mode 2, AEM[2:0] = 010) (continued)

SIGNAL

TYPE(1)

OTHER(2) (3)

DESCRIPTION

ZWT

ZDU

NAME

NO.

EMIFA FUNCTIONAL PINS: 16-Bit NAND (EMIFA Pinout Mode 2, AEM[2:0] = 010)

This pin is multiplexed between EMIFA (NAND) and GPIO.

EM_A[1]/(ALE)/

IPD

A16

B20

I/O/Z

When used for EMIFA (NAND), this pin is the Address Latch Enable

GP[9]/(PLLMS1)

DVDD33

output (ALE).

This pin is multiplexed between EMIFA (NAND) and GPIO.

EM_A[2]/(CLE)/

IPD

B16

A20

I/O/Z

When used for EMIFA (NAND), this pin is the Command Latch Enable

GP[8]/(PLLMS0)

DVDD33

output (CLE).

EM_WAIT/

IPU

E15

D20

I/O/Z

When used for EMIFA (NAND), it is ready/busy input (RDY/BSY).

(RDY/BSY)

DVDD33

IPU

EM_OE

D15

D19

I/O/Z

When used for EMIFA (NAND), this pin is read enable output (RE).

DVDD33

IPU

EM_WE

E14

C19

I/O/Z

When used for EMIFA (NAND), this pin is write enable output (WE).

DVDD33

This pin is multiplexed between EMIFA (NAND) and GPIO.

For EMIFA (NAND), this pin is Chip Select 2 output EM_CS2 for use

with NAND flash.

EM_CS2/

IPD

This is the chip select for the default boot and ROM boot modes.

C19

C22

I/O/Z

GP[12]

DVDD33

Note: This pin features an internal pulldown (IPD). If this pin is

connected and used as an EMIFA chip select signal, for proper device

operation, an external pullup resistor must be used to ensure the

EM_CSx function defaults to an inactive (high) state.

This pin is multiplexed between EMIFA (NAND) and GPIO.

For EMIFA (NAND), this pin is Chip Select 3 output EM_CS3 for use

with NAND flash.

EM_CS3/

IPD

C18

D22

I/O/Z

GP[13]

DVDD33

Note: This pin features an internal pulldown (IPD). If this pin is

connected and used as an EMIFA chip select signal, for proper device

operation, an external pullup resistor must be used to ensure the

EM_CSx function defaults to an inactive (high) state.

This pin is multiplexed between EMAC (RMII), EMIFA (NAND), and

GPIO.

For EMIFA (NAND), it is Chip Select 4 output EM_CS4 for use with

RMRXD0/

IPD

NAND flash.

EM_CS4/

E19

H22

I/O/Z

DVDD33

GP[32]

Note: This pin features an internal pulldown (IPD). If this pin is

connected and used as an EMIFA chip select signal, for proper device

operation, an external pullup resistor must be used to ensure the

EM_CSx function defaults to an inactive (high) state.

This pin is multiplexed between EMAC (RMII), EMIFA (NAND), and

GPIO.

For EMIFA (NAND), it is Chip Select 5 output EM_CS5 for use with

RMRXD1/

IPD

NAND flash.

EM_CS5/

F19

J22

I/O/Z

DVDD33

GP[33]

Note: This pin features an internal pulldown (IPD). If this pin is

connected and used as an EMIFA chip select signal, for proper device

operation, an external pullup resistor must be used to ensure the

EM_CSx function defaults to an inactive (high) state.

Device Overview

Submit Documentation Feedback

Product Folder Link(s): TMS320C6424

TNETV2664FIBZWT 数据表(PDF) 38 Page - Texas Instruments

TNETV2664FIBZWT 数据表(HTML) 38 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

TNETV2664FIBZWT 数据表(PDF) 38 Page - Texas Instruments

TNETV2664FIBZWT 数据表(HTML) 38 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载