TNETV2664FIBZWT datasheet(87/249 Pages) TI1

87 / 249 page

TMS320C6424

www.ti.com

SPRS347D – MARCH 2007 – REVISED DECEMBER 2009

3.7

Multiplexed Pin Configurations

C6424 makes extensive use of pin multiplexing to accommodate a large number of peripheral functions in

the smallest possible package, providing ultimate flexibility for end applications.

The Pin Multiplex Registers PINMUX0 and PINMUX1 in the System Module are responsible for controlling

all pin multiplexing functions on the C6424. The default setting of some of the PINMUX0 and PINMUX1 bit

fields are configured by configuration pins latched at reset (see Section 3.5.1, Device and Peripheral

Configurations at Device Reset). After reset, software may program the PINMUX0 and PINMUX1 registers

to switch pin functionalities.

The following peripherals have multiplexed pins: EMIFA, PCI, HPI, VLYNQ, EMAC, McASP0, McBSP0,

McBSP1, PWM0, PWM1, PWM2, Timer0, Timer1, UART0, UART1, and GPIO.

The device is divided into the following Pin Multiplexed Blocks (Pin Mux Blocks):

•

EMIFA Block: EMIFA, part of PCI, GPIO. This block is further subdivided into these sub-blocks:

–

Sub-Block 0: part of EMIFA (data, address, control), part of PCI, part of EMAC(RMII), and GPIO

–

Sub-Block 1: part of EMIFA (data, address, control), part of EMAC(RMII), and GPIO

–

Sub-Block 2: part of EMIFA (control signals EM_WAIT/(RDY/BSY), EM_OE, and EM_WE)

–

Sub-Block 3: part of EMIFA (address EM_A[12:5]), part of PCI, and GPIO

•

Host Block: HPI, VLYNQ, EMAC(MII), part of PCI, and GPIO

•

PCI Data Block: part of PCI

•

GPIO Block: part of PCI and GPIO

•

Serial Port Block: McBSP0, McBSP1, McASP0, and GPIO. This block is further sub-divided into

sub-blocks.

–

Serial Port Sub-Block 0: McBSP0, part of McASP0, and GPIO

–

Serial Port Sub-Block 1: McBSP1, part of McASP0, and GPIO

•

UART0 Flow Control Block: UART0 flow control, PWM0, and GPIO

•

UART0 Data Block: UART0 data and GPIO

•

Timer0 Block: Timer0 and McBSPs’ CLKS pins

•

Timer1 Block: Timer1 and UART1 data

•

PWM1 Block: PWM1 and GPIO

•

CLKOUT Block: CLKOUT0, PWM2, and GPIO

As shown in the list above, the PCI, McBSP0, McBSP1, UART0, and EMAC peripherals span multiple Pin

Mux Blocks. To use these peripherals, they must be selected in all relevant Pin Mux Blocks. For more

details, see Section 3.7.3, Pin Multiplexing Details, and Section 3.7.3.2, Peripherals Spanning Multiple Pin

Mux Blocks.

Note: There is no actual pin multiplexing in EMIFA Sub-Block 2 and the PCI Data Block. However these

are still considered "pin mux blocks" because they contain part of the pins necessary for EMIFA and PCI,

respectively.

A high level view of the Pin Mux Blocks is shown in Figure 3-10. In each Pin Mux Block, the

PINMUX0/PINMUX1 default settings are underlined.

Note: Some default pin functions are determined by configuration pins (PCIEN and AEM[2:0]); therefore,

more than one configuration setting can serve as default based on the configuration pin settings latched at

device reset.

Device Configurations

Submit Documentation Feedback

Product Folder Link(s): TMS320C6424

TNETV2664FIBZWT 数据表(PDF) 87 Page - Texas Instruments

TNETV2664FIBZWT 数据表(HTML) 87 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载