数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DSP56303 数据表(PDF) 115 Page - Freescale Semiconductor, Inc

部件名 DSP56303
功能描述  DSP56303 USER?셎 MANUAL
PDF  292 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

DSP56303 数据表(HTML) 115 Page - Freescale Semiconductor, Inc

Back Button DSP56303 Datasheet HTML 111Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 112Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 113Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 114Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 115Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 116Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 117Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 118Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 119Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 115 / 292 page
background image
DSP Core Programming Model
DSP56303 User’s Manual, Rev. 2
Freescale Semiconductor
6-15
6.6.4 Host Data Register (HDR)
The HDR register holds the data value of the corresponding bits of the HI08 signals configured as
GPIO signals. The functionality of Dxx depends on the corresponding HDDR bit (that is,
DRxx).The host processor can not access the Host Data Register (HDR)
6.6.5 Host Base Address Register (HBAR)
In multiplexed bus modes, HBAR selects the base address where the host-side registers are
mapped into the host bus address space. The address from the host bus is compared with the base
address as programmed in the Base Address Register. An internal chip select is generated if a
match is found. Figure 6-11 shows how the chip-select logic uses HBAR.
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
D15
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
Figure 6-9. Host Data Register (HDR) (X:$FFFFC8)
Table 6-10. HDR and HDDR Functionality
HDDR
HDR
DRxx
Dxx
GPIO Signal1
Non-GPIO Signal1
0
Read-only bit—The value read is the binary value of
the signal. The corresponding signal is configured as
an input.
Read-only bit—Does not contain significant data.
1
Read/write bit— The value written is the value read.
The corresponding signal is configured as an output
and is driven with the data written to Dxx.
Read/write bit— The value written is the value read.
1. Defined by the selected configuration.
15
14
13
12
11
10
9876
54321
0
BA10
BA9
BA8
BA7
BA6
BA5
BA4
BA3
—Reserved bit, read as 0, write to 0 for future compatibility.
Figure 6-10. Host Base Address Register (HBAR) (X:$FFFFC5)
Table 6-11. Host Base Address Register (HBAR) Bit Definitions
Bit Number
Bit Name
Reset Value
Description
15–8
0
Reserved. Write to 0 for future compatibility.
7–0
BA[10–3]
$80
Base Address
Reflect the base address where the host-side registers are mapped into
the bus address space.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com