DSP56303 datasheet(130/292 Pages) FREESCALE

130 / 292 page

DSP56303 User’s Manual, Rev. 2

6-30

Freescale Semiconductor

Host Interface (HI08)

HSR

HRDF

Host Receive

Data Full

no receive data to be read

Receive Data Register is full

HTDE

Host Transmit

Data Empty

The Transmit Data Register is

empty.

The Transmit Data Register is not

empty.

HCP

Host Command

Pending

no host command pending

host command pending

HF0

Host Flag 0

—

HF1

Host Flag 1

—

HBAR

7–0

BA[10–3

]

Host Base

Address

$80

HRX

23–

DSP Receive

Data Register

empt

HTX

23–

DSP Transmit

Data Register

empt

HDR

16–

D[16–0]

GPIO signal

Data

$000

——

HDRR

16–

DR[16–

GPIO signal

Direction

Input

Output

$000

——

Table 6-20. HI08 Programming Model: Host Side

Reg

Bit

Reset Type

Name

Value

Function

HW/

Indi

vi-d

ual

STOP

ICR

RREQ

Receive Request Enable

HRRQ interrupt disabled

HRRQ interrupt enabled

0—

—

TREQ

Transmit Request Enable

HTRQ interrupt disabled

HTRQ interrupt enabled

0—

—

HDRQ

Double Host Request

HREQ/HTRQ = HREQ,

HACK/HRRQ = HACK

HREQ/HTRQ = HTRQ,

HACK/HRRQ = HRRQ

0—

—

HF0

Host Flag 0

—

HF1

Host Flag 1

—

HLEND

Host Little Endian

Big Endian order

Little Endian order

0—

—

INIT

Initialize

Reset data paths according to

TREQ and RREQ

0—

—

Table 6-19. HI08 Programming Model, DSP Side (Continued)

Bit

Reset Type

Bit

No.

Bit

Name

Value

Function

HW/

Indivi-

dual

STOP

DSP56303 数据表(PDF) 130 Page - Freescale Semiconductor, Inc

DSP56303 数据表(HTML) 130 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载