数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DSP56303 数据表(PDF) 133 Page - Freescale Semiconductor, Inc

部件名 DSP56303
功能描述  DSP56303 USER?셎 MANUAL
PDF  292 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

DSP56303 数据表(HTML) 133 Page - Freescale Semiconductor, Inc

Back Button DSP56303 Datasheet HTML 129Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 130Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 131Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 132Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 133Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 134Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 135Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 136Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 137Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 133 / 292 page
background image
DSP56303 User’s Manual, Rev. 2
Freescale Semiconductor
7-1
Enhanced Synchronous Serial Interface
(ESSI)
7
The ESSI provides a full-duplex serial port for serial communication with a variety of serial
devices, including one or more industry-standard codecs, other DSPs, microprocessors, and
peripherals. The ESSI consists of independent transmitter and receiver sections and a common
ESSI clock generator. There are two independent and identical ESSIs in the DSP56303: ESSI0
and ESSI1. For simplicity, a single generic ESSI is described here. The ESSI block diagram is
shown in Figure 7-1. This interface is synchronous because all serial transfers are synchronized
to one clock.
This synchronous interface should not be confused with the asynchronous channels mode of the
ESSI, in which separate clocks are used for the receiver and transmitter. In that mode, the ESSI is
still a synchronous device because all transfers are synchronized to these clocks. Pin notations for
the generic ESSI refer to the analogous pin of ESSI0 (PCx) and ESSI1 (PDx).
Figure 7-1. ESSI Block Diagram
RSMA
RSMB
TSMA
TSMB
SSISR
RX
RX SHIFT REG
TX0 SHIFT REG
TSR
RCLK
TX0
CRB
CRA
SRD
STD
TCLK
SC2
SCK
Clock/Frame Sync Generators and Control Logic
Interrupts
TX1 SHIFT REG
TX1
SC0
TX2 SHIFT
TX2
SC1
GDB
DDB



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com