ADE9178 datasheet(116/122 Pages) AD

116 / 122 page

Data Sheet

ADE9178

analog.com

Rev. A | 116 of 122

Table 34. ADE9178 Register Details (Continued)

Addr

Name

Bits

Bit Name

Settings

Description

Reset

Access

AIDIPONE

Phase A Current Dip Condition

Detected. Set this bit to enable

an interrupt when the phase A

current is in the dip condition

and is zero when it is not in a

dip condition, as calculated by

RMSONE.

0x0

R/W

AVDIPONE

Phase A Voltage Dip Condition

Detected. Set this bit to enable

an interrupt when the phase A

voltage is in the dip condition

and is zero when it is not in a

dip condition, as calculated by

RMSONE.

0x0

R/W

0x408

MASK3

[31:24]

RESERVED

Reserved.

0x0

AUX5SWELLHALF

Auxiliary 5 Channel Swell

Condition Detected. Set this bit

to enable an interrupt when the

AUX5 channel is in the swell

condition and is zero when it

is not in a swell condition, as

calculated by RMSHALF.

0x0

R/W

AUX4SWELLHALF

Auxiliary 4 Channel Swell

Condition Detected. Set this bit

to enable an interrupt when the

AUX4 channel is in the swell

condition and is zero when it

is not in a swell condition, as

calculated by RMSHALF.

0x0

R/W

AUX3SWELLHALF

Auxiliary 3 Channel Swell

Condition Detected. Set this bit

to enable an interrupt when the

AUX3 channel is in the swell

condition and is zero when it

is not in a swell condition, as

calculated by RMSHALF.

0x0

R/W

AUX2SWELLHALF

Auxiliary 2 Channel Swell

Condition Detected. Set this bit

to enable an interrupt when the

AUX2 channel is in the swell

condition and is zero when it

is not in a swell condition, as

calculated by RMSHALF.

0x0

R/W

AUX1SWELLHALF

Auxiliary 1 Channel Swell

Condition Detected. Set this bit

to enable an interrupt when the

AUX1 channel is in the swell

condition and is zero when it

is not in a swell condition, as

calculated by RMSHALF.

0x0

R/W

AUX0SWELLHALF

Auxiliary 0 Channel Swell

Condition Detected. Set this bit

to enable an interrupt when the

AUX0 channel is in the swell

condition and is zero when it

0x0

R/W

ADE9178 数据表(PDF) 116 Page - Analog Devices

ADE9178 数据表(HTML) 116 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

ADE9178 数据表(PDF) 116 Page - Analog Devices

ADE9178 数据表(HTML) 116 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载