M32CSLASH8B datasheet(150/406 Pages) RENESAS

150 / 406 page

Under development

M32C/8B Group

14. DMACII

Preliminary specification

Specifications in this manual are tentative and subject to change.

REJ09B0450-0050 Rev.0.50 Oct 31, 2008

Page 133 of 385

14. DMACII

DMACII performs memory-to-memory transfer, immediate data transfer, and calculation transfer which transfers a

result of the addition of two data. DMACII transfer occurs in response to interrupt requests from the peripheral

functions.

Table 14.1 lists specifications of DMACII.

Table 14.1

DMACII Specifications

NOTES:

1. When a destination address is 0FFFFh and a 16-bit data is transferred, it is transferred to addresses 0FFFFh

and 10000h. Likewise, when a source address is 0FFFFh, a 16-bit data in addresses 0FFFFh and 10000h is

transferred to a given destination address.

2. The actual transferable space varies depending on internal RAM capacity.

14.1

DMACII Settings

Set up the following registers and tables to activate DMACII.

• RLVL register

• DMACII Index

• Interrupt Control Register of the peripheral functions triggering DMACII requests

• The relocatable vector table of the peripheral functions triggering DMACII requests

14.1.1

RLVL Register

When the DMAII bit is set to 1 (interrupt priority level 7 is used for DMACII transfer) and the FSIT bit to 0

(interrupt priority level 7 is used for normal interrupt), DMACII is activated by an interrupt request from any

peripheral functions with bits ILVL2 to ILVL0 in the Interrupt Control Register set to 111b (level 7).

Figure 14.1 shows the RLVL register.

Item

Specification

DMACII request source

Interrupt requests generated by any peripheral functions with bits ILVL2 to ILVL0 in

the Interrupt Control Register set to 111b (level 7)

Transfer data

- Data in a memory location is transferred to another memory location

(memory-to-memory transfer)

- Immediate data is transferred to a memory location (immediate data transfer)

- Data in a memory location (or immediate data) + data in another memory location

is transferred to the other memory location (calculation transfer)

Transfer unit

8 bits or 16 bits

Transfer space

64-Kbyte space in addresses 00000h to 0FFFFh(1)(2)

Transfer address

Fixed address: one specified address

Incremented address: address which is incremented by the transfer unit on each

successive access.

(Selectable for source address and destination address individually)

Transfer mode

Single transfer, burst transfer, multiple transfer

Chain transfer function

Address indicated by an interrupt vector for DMACII index is replaced when a

transfer counter reaches zero

End-of-transfer interrupt

Interrupt occurs when a transfer counter reaches zero

M32C/8B 数据表(PDF) 150 Page - Renesas Technology Corp

M32C/8B 数据表(HTML) 150 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载