AM79C971VCW datasheet(165/265 Pages) AMD

165 / 265 page

Am79C971

165

P R E L I M INARY

For an adapter card application,

the value used for clock period

should be 30 ns to guarantee cor-

rect interface timing at the maxi-

mum clock frequency of 33 MHz.

Read accessible always; write

accessible only when the STOP

bit is set. ROMTMG is set to the

value of 1001b by H_RESET and

is not affected by S_RESET or

STOP. The default value allows

using an Expansion ROM with an

access time of 250 ns in a system

with a maximum clock frequency

of 33 MHz.

NOUFLO

No Underflow on Transmit. When

the NOUFLO bit is set to 1, the

Am79C971 controller will not start

transmitting the preamble for a

packet until the Transmit Start

Point (CSR80, bits 10-11) re-

quirement (except when XMTSP

= 3h, Full Packet has no meaning

when NOUFLO is set to 1) has

been met and the complete pack-

et has been DMA’d into the

Am79C971 controller. The com-

plete packet may reside in any

combination of the Bus Transmit

FIFO, the external SRAM, and

the MAC Transmit FIFO, as long

as enough of the packet is in the

MAC Transmit FIFO to meet the

Transmit Start Point requirement.

When the NOUFLO bit is cleared

to 0, the Transmit Start Point is

the only restriction on when pre-

amble transmission begins for

transmit packets.

Setting the NOUFLO bit guaran-

tees that the Am79C971 control-

ler will never suffer transmit

underflows, because the arbiter

that controls transfers to and from

the external SRAM guarantees a

worst case latency on transfers to

and from the MAC and Bus

Transmit FIFOs such that it will

never underflow if the complete

packet has been DMA’d into the

Am79C971

controller

before

packet transmission begins.

The NOUFLO bit should not be

set when the Am79C971 control-

ler is operating in the NO-SRAM

mode with no external SRAM.

Read/Write accessible only when

either the STOP or the SPND bit

is set. NOUFLO is cleared to 0 af-

ter H_RESET or S_RESET and

is unaffected by STOP.

RES

Reserved location. Written as ze-

ros and read as undefined.

MEMCMD

Memory Command used for burst

read accesses to the transmit

buffer. When MEMCMD is set to

0, all burst read accesses to the

transmit buffer are of the PCI

command type Memory Read

Line (type 14). When MEMCMD

is set to 1, all burst read accesses

to the transmit buffer are of the

PCI

command

type

Memory

Read Multiple (type 12).

Read accessible always; write

accessible only when either the

STOP or the SPND bit is set.

MEMCMD

cleared

H_RESET and is not affected by

S_RESET or STOP.

EXTREQ

Extended Request. This bit con-

trols the deassertion of REQ for a

burst transaction. If EXTREQ is

set to 0, REQ is deasserted at the

beginning of a burst transaction.

(The Am79C971 controller never

performs more than one burst

transaction within a single bus

mastership period.) In this mode,

the Am79C971 controller relies

on the PCI latency timer to get

enough bus bandwidth, in case

the system arbiter also removes

GNT at the beginning of the burst

transaction. If EXTREQ is set to

1, REQ stays asserted until the

last but one data phase of the

burst transaction is done. This

mode is useful for systems that

implement an arbitration scheme

without preemption and require

that REQ stays asserted through-

out the transaction.

AM79C971VCW 数据表(PDF) 165 Page - Advanced Micro Devices

AM79C971VCW 数据表(HTML) 165 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载