| 数据搜索系统,热门电子元器件搜索 |
|
AM79C970 数据表(PDF) 27 Page - Advanced Micro Devices |
|
|
|||||||||||||||||||||||||||||
AM79C970 数据表(HTML) 27 Page - Advanced Micro Devices |
|
27 / 168 page ![]() AMD P R E L I M I N A R Y 1-894 Am79C970 Target Initiated Termination When the PCnet-PCI controller is a bus master, the cy- cles it produces on the PCI bus may be terminated by the target in one of three different ways. Disconnect With Data Transfer Figure 7 shows a disconnection in which one last data transfer occurs after the target asserted STOP. STOP is asserted on clock 4 to start the termination sequence. Data is still transferred during this cycles, since both IRDY and TRDY are asserted. The PCnet-PCI control- ler terminates the current transfer with the deassertion of FRAME on clock 5 and then one clock cycle later with the deassertion IRDY. It finally releases the bus on clock 6. The PCnet-PCI controller will re-request the bus after 2 clock cycles, if it wants to transfer more data. The starting address of the new transfer will be the address of the next untransferred data. 18220C-9 FRAME CLK AD IRDY TRDY C/ BE DEVSEL REQ GNT 1234567 8 DATA DATA 0000 0111 10 9 PAR PAR PAR PAR DEVSEL is sampled by the PCnet-PCI controller. STOP 0111 11 ADDR +8 i ADDR i Figure 7. Disconnect with Data Transfer |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |