数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

AM79C970 数据表(PDF) 95 Page - Advanced Micro Devices

部件名 AM79C970
功能描述  PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus
PDF  168 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AMD [Advanced Micro Devices]
网页  http://www.amd.com
标志 AMD - Advanced Micro Devices

AM79C970 数据表(HTML) 95 Page - Advanced Micro Devices

Back Button AM79C970 Datasheet HTML 91Page - Advanced Micro Devices AM79C970 Datasheet HTML 92Page - Advanced Micro Devices AM79C970 Datasheet HTML 93Page - Advanced Micro Devices AM79C970 Datasheet HTML 94Page - Advanced Micro Devices AM79C970 Datasheet HTML 95Page - Advanced Micro Devices AM79C970 Datasheet HTML 96Page - Advanced Micro Devices AM79C970 Datasheet HTML 97Page - Advanced Micro Devices AM79C970 Datasheet HTML 98Page - Advanced Micro Devices AM79C970 Datasheet HTML 99Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 95 / 168 page
background image
AMD
P R E L I M I N A R Y
1-962
Am79C970
AUI drivers rest when the AUI
transmit port is idle. When TSEL
= 0, DO+ and DO– yield “zero”
differential
to
operate
trans-
former coupled loads (Ethernet 2
and 802.3). When TSEL = 1, the
DO+ idles at a higher value with
respect to DO– , yielding a logical
HIGH state (Ethernet 1).
This bit only has meaning when
the AUI network interface is
selected.
Read/write accessible only when
STOP bit is set. Cleared by
H_RESET or S_RESET.
8–7 PORTSEL[1:0]
Port Select bits allow for software
controlled selection of the net-
work medium.
PORTSEL settings of AUI and
10BASE-T are ignored when the
ASEL bit of BCR2 (bit 1) has
been set to ONE.
The network port configurations
are as follows:
Link
PORTSEL
ASEL
Status
Network
CSR15[1:0]
(BCR2 [1])
(of 10BASE-T)
Port
0 X
1
Fail
AUI
0 X
1
Pass
10BASE-T
0 0
0
X
AUI
0 1
0
X
10BASE-T
1 0
X
X
Reserved
1 1
X
X
Reserved
Read/write accessible only when
STOP bit is set. Cleared by
H_RESET or S_RESET and is
unaffected by STOP.
6
INTL
Internal Loopback. See the de-
scription of LOOP, CSR15[2].
Read/write accessible only when
STOP bit is set.
5
DRTY
Disable Retry. When DRTY = “1”,
PCnet-PCI controller will attempt
only one transmission. If DRTY =
“0”, PCnet-PCI controller will at-
tempt 16 transmissions before
signaling a retry error.
Read/write accessible only when
STOP bit is set.
4
FCOLL
Force Collision. This bit allows
the collision logic to be tested.
PCnet-PCI controller must be in
internal loopback for FCOLL to
be valid. If FCOLL = “1”, a colli-
sion will be forced during loop-
back transmission attempts; a
Retry Error will ultimately result.
If FCOLL = “0”, the Force Colli-
sion
logic
will
be
disabled.
FCOLL is defined after the In-
itialization Block is read.
Read/write accessible only when
STOP bit is set.
3
DXMTFCS
Disable Transmit CRC (FCS).
When DXMTFCS = 0, the trans-
mitter will generate and append a
FCS to the transmitted frame.
When DXMTFCS = 1, the FCS
logic is allocated to the receiver
and no FCS is generated or sent
with
the
transmitted
frame.
DXMTFCS is overridden when
ADD_FCS is set in TMD1.
See also the ADD_FCS bit in
TMD1. If DXMTFCS is set and
ADD_FCS is clear for a particular
frame, no FCS will be generated.
The value of ADD_FCS is valid
only when STP is set in TMD1. If
ADD_FCS is set for a particular
frame, the state of DXMTFCS is
ignored and a FCS will be ap-
pended on that frame by the
transmit circuitry.
In loopback mode, this bit deter-
mines if the transmitter appends
FCS or if the receiver checks the
FCS.
This bit was called DTCR in the
LANCE (Am7990).
Read/write accessible only when
STOP bit is set.
2
LOOP
Loopback
Enable
allows
PCnet-PCI controller to operate
in full duplex mode for test pur-
poses. When LOOP = “1”, loop-
back is enabled. In combination
with INTL and MENDECL, vari-
ous loopback modes are defined
as follows:
LOOP
INTL
MENDECL
Loopback Mode
0
X
X
Non-loopback
1
0
X
External Loopback
1
1
0
Internal Loopback
Include MENDEC
1
1
1
Internal Loopback
Exclude MENDEC
Read/write accessible only when
STOP bit is set. LOOP is cleared
by H_RESET or S_RESET and is
unaffected by STOP.
1
DTX
Disable
Transmit
results
in
PCnet-PCI controller not access-
ing the Transmit Descriptor Ring



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com