数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AM79C970 数据表(PDF) 57 Page - Advanced Micro Devices

部件名 AM79C970
功能描述  PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus
PDF  168 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AMD [Advanced Micro Devices]
网页  http://www.amd.com
标志 AMD - Advanced Micro Devices

AM79C970 数据表(HTML) 57 Page - Advanced Micro Devices

Back Button AM79C970 Datasheet HTML 53Page - Advanced Micro Devices AM79C970 Datasheet HTML 54Page - Advanced Micro Devices AM79C970 Datasheet HTML 55Page - Advanced Micro Devices AM79C970 Datasheet HTML 56Page - Advanced Micro Devices AM79C970 Datasheet HTML 57Page - Advanced Micro Devices AM79C970 Datasheet HTML 58Page - Advanced Micro Devices AM79C970 Datasheet HTML 59Page - Advanced Micro Devices AM79C970 Datasheet HTML 60Page - Advanced Micro Devices AM79C970 Datasheet HTML 61Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 57 / 168 page
background image
AMD
P R E L I M I N A R Y
1-924
Am79C970
difference between BCC and phase-locked clock.
Hence, input data jitter is reduced in ISRDCLK by
10 to 1.
Carrier Tracking and End of Message
The carrier detection circuit monitors the DI
± inputs after
IRXCRS is asserted for an end of message. IRXCRS
de-asserts 1 to 2 bit times after the last positive transi-
tion on the incoming message. This initiates the end of
reception cycle. The time delay from the last rising edge
of the message to IRXCRS de-assert allows the last bit
to be strobed by ISRDCLK and transferred to the con-
troller section, but prevents any extra bit(s) at the end
of message.
Data Decoding
The data receiver is a comparator with clocked output to
minimize noise sensitivity to the DI
± inputs. Input error is
less than
±35 mV to minimize sensitivity to input rise and
fall time. ISRDCLK strobes the data receiver output at
1/4 bit time to determine the value of the Manchester bit,
and clocks the data out on IRXDAT on the following
ISRDCLK. The data receiver also generates the signal
used for phase detector comparison to the internal
MENDEC voltage controlled oscillator (VCO).
Differential Input Terminations
The differential input for the Manchester data (DI
±) is
externally terminated by two 40.2
Ω ±1% resistors and
one optional common-mode bypass capacitor, as
shown in the Differential Input Termination diagram be-
low. The differential input impedance, ZIDF, and the com-
mon-mode input impedance, ZICM, are specified so that
the Ethernet specification for cable termination imped-
ance is met using standard 1% resistor terminators. If
SIP devices are used, 39
Ω is also a suitable value. The
CI
± differential inputs are terminated in exactly the same
way as the DI
± pair.
PCnet-PCI
DI+
DI-
40.2
40.2
0.01
µF
to
0.1
µF
AUI Isolation
Transformer
18220C-27
Figure 25. Differential Input Termination



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com