数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AM79C970 数据表(PDF) 91 Page - Advanced Micro Devices

部件名 AM79C970
功能描述  PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus
PDF  168 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AMD [Advanced Micro Devices]
网页  http://www.amd.com
标志 AMD - Advanced Micro Devices

AM79C970 数据表(HTML) 91 Page - Advanced Micro Devices

Back Button AM79C970 Datasheet HTML 87Page - Advanced Micro Devices AM79C970 Datasheet HTML 88Page - Advanced Micro Devices AM79C970 Datasheet HTML 89Page - Advanced Micro Devices AM79C970 Datasheet HTML 90Page - Advanced Micro Devices AM79C970 Datasheet HTML 91Page - Advanced Micro Devices AM79C970 Datasheet HTML 92Page - Advanced Micro Devices AM79C970 Datasheet HTML 93Page - Advanced Micro Devices AM79C970 Datasheet HTML 94Page - Advanced Micro Devices AM79C970 Datasheet HTML 95Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 91 / 168 page
background image
AMD
P R E L I M I N A R Y
1-958
Am79C970
the Runt Packet Accept (RPA) bit
(CSR124, bit 3) may be changed
only when ENTST is set to ONE.
To enable RPA, the user must
first write a ONE to the ENTST
bit. Next, the user must first write
a ONE to the RPA bit (CSR124,
bit 3). Finally, the user must write
a ZERO to the ENTST bit to take
the device out of test mode op-
eration. Once, the RPA bit has
been set to ONE, the device will
remain in the Runt Packet Accept
mode until the RPA bit is cleared
to ZERO.
Read/Write accessible. ENTST
is
cleared
by
H_RESET
or
S_RESET and is unaffected by
the STOP bit.
14
DMAPLUS
When DMAPLUS = “1”, DMA
Burst Counter in CSR80 is dis-
abled. If DMAPLUS = “0”, the
counter is enabled.
Read/Write
accessible.
DMAPLUS is cleared by H_RE-
SET or S_RESET and is unaf-
fected by the STOP bit.
13
TIMER
Timer Enable Register. If TIMER
is set, the Bus Timer Register,
CSR82 is enabled. If TIMER is
cleared, the Bus Timer Register
is disabled.
Read/Write accessible. TIMER is
cleared
by
H_RESET
or
S_RESET and is unaffected by
the STOP bit.
12
DPOLL
Disable
Transmit
Polling.
If
DPOLL is set, the Buffer Man-
agement Unit will disable trans-
mit polling. Likewise, if DPOLL is
cleared, automatic transmit poll-
ing is enabled. If DPOLL is set,
TDMD bit in CSR0 must be set in
order to initiate a manual poll of a
transmit descriptor. Transmit de-
scriptor polling will not take place
if TXON is reset.
Read/Write accessible. DPOLL
is
cleared
by
H_RESET
or
S_RESET and is unaffected by
the STOP bit.
11
APAD_XMT
Auto Pad Transmit. When set,
APAD_XMT enables the auto-
matic padding feature. Transmit
frames will be padded to extend
them to 64 bytes including FCS.
The FCS is calculated for the en-
tire frame including pad, and ap-
pended
after
the
pad
field.
APAD_XMT will override the pro-
gramming of the DXMTFCS bit.
Read/Write
accessible.
APAD_XMT
is
cleared
by
H_RESET or S_RESET and is
unaffected by the STOP bit.
10 ASTRP_RCV
Auto Strip Receive. When set,
ASTRP_RCV enables the auto-
matic pad stripping feature. The
pad and FCS fields will be
stripped from receive frames and
not placed in the FIFO.
Read/Write
accessible.
ASTRP_RCV
is
cleared
by
H_RESET or S_RESET and is
unaffected by the STOP bit.
9
MFCO
Missed Frame Counter Overflow
Interrupt.
Indicates the MFC (CSR112)
wrapped around. Can be cleared
by writing a 1 to this bit. Also
cleared by H_RESET, S_RESET
or by asserting the STOP bit.
Writing a 0 has no effect.
When MFCO is set,
INTA is as-
serted if IENA is ONE and the
mask bit MFCOM is ZERO.
When the value 01h has been
programmed into the SWSTYLE
register (BCR20, bits 7–0) for
ILACC (Am79C900) compatibil-
ity, then this bit has no meaning
and PCnet-PCI controller will
never set the value of this bit to
ONE.
8
MFCOM
Missed Frame Counter Overflow
Mask.
If MFCOM is set, MFCO will be
unable to set INTR in CSR0.
Set to a ONE by H_RESET or
S_RESET, unaffected by the
STOP bit.
When the value 01h has been
programmed into the SWSTYLE
register (BCR20, bits 7–0) for
ILACC (Am79C900) compatibil-
ity, then this bit has no meaning
and PCnet-PCI controller will set
the value of this bit to ZERO.
7
RES
Reserved location. Written as
ZERO and read as ZERO.
6
RES
Reserved location. This bit may
be written to as either a ONE or a
ZERO, but will always be read as
a ZERO. This bit has no effect on
PCnet-PCI controller operation.
5
RCVCCO
Receive
Collision
Counter
Overflow.
Indicates the Receive Collision
Counter
(CSR114)
wrapped
around. Can be cleared by



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com