数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AM79C970 数据表(PDF) 42 Page - Advanced Micro Devices

部件名 AM79C970
功能描述  PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus
PDF  168 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AMD [Advanced Micro Devices]
网页  http://www.amd.com
标志 AMD - Advanced Micro Devices

AM79C970 数据表(HTML) 42 Page - Advanced Micro Devices

Back Button AM79C970 Datasheet HTML 38Page - Advanced Micro Devices AM79C970 Datasheet HTML 39Page - Advanced Micro Devices AM79C970 Datasheet HTML 40Page - Advanced Micro Devices AM79C970 Datasheet HTML 41Page - Advanced Micro Devices AM79C970 Datasheet HTML 42Page - Advanced Micro Devices AM79C970 Datasheet HTML 43Page - Advanced Micro Devices AM79C970 Datasheet HTML 44Page - Advanced Micro Devices AM79C970 Datasheet HTML 45Page - Advanced Micro Devices AM79C970 Datasheet HTML 46Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 42 / 168 page
background image
P R E L I M I N A R Y
AMD
1-909
Am79C970
Slave I/O Transfers
After the PCnet-PCI controller is configured as I/O de-
vice (by setting IOEN in the PCI Command register), it
starts monitoring the PCI bus for access to its internal
registers. The PCnet-PCI controller will look for an ad-
dress that falls within its 32 bytes of I/O address space
(starting from the I/O base address). The PCnet-PCI
controller will assert
DEVSEL if it detects an address
match and the access is an I/O cycle.
DEVSEL is as-
serted two clock cycles after the host has asserted
FRAME. The PCnet-PCI controller will not assert DEV-
SEL if it detects an address match, but the PCI com-
mand is not of the type I/O read or I/O write. The
PCnet-PCI controller will suspend looking for I/O cycles
while being a bus master.
Slave I/O Read
The Slave I/O Read command is used by the host CPU
to read the PCnet-PCI’s CSRs, BCRs and EEPROM lo-
cations. It is a single cycle, non-burst 8-bit,16-bit or
32-bit transfer which is initiated by the host CPU. The
typical number of wait states added to a slave I/O read
access on the part of the PCnet-PCI controller is 6 to 7
clock cycles, depending upon the relative phases of the
internal Buffer Management Unit clock and the CLK sig-
nal, since the internal Buffer Management Unit clock is a
divide-by-two version of the CLK signal. The PCnet-PCI
controller will not produce Slave I/O Read commands
while being a bus master.
FRAME
CLK
AD
IRDY
TRDY
C/
BE
12345678
ADDR
DATA
0010
BE's
910
11
PAR
PAR
PAR
STOP
DEVSEL
18220C-20
Figure 18. Slave I/O Read



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com