数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AM79C970 数据表(PDF) 40 Page - Advanced Micro Devices

部件名 AM79C970
功能描述  PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus
PDF  168 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AMD [Advanced Micro Devices]
网页  http://www.amd.com
标志 AMD - Advanced Micro Devices

AM79C970 数据表(HTML) 40 Page - Advanced Micro Devices

Back Button AM79C970 Datasheet HTML 36Page - Advanced Micro Devices AM79C970 Datasheet HTML 37Page - Advanced Micro Devices AM79C970 Datasheet HTML 38Page - Advanced Micro Devices AM79C970 Datasheet HTML 39Page - Advanced Micro Devices AM79C970 Datasheet HTML 40Page - Advanced Micro Devices AM79C970 Datasheet HTML 41Page - Advanced Micro Devices AM79C970 Datasheet HTML 42Page - Advanced Micro Devices AM79C970 Datasheet HTML 43Page - Advanced Micro Devices AM79C970 Datasheet HTML 44Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 168 page
background image
P R E L I M I N A R Y
AMD
1-907
Am79C970
Partial Linear Burst
Certain factors may cause the PCnet-PCI controller to
burst fewer than the LINBC limit during a single burst se-
quence. Factors that could generate a partial linear
burst include:
No more data available for transfers from the
current TX buffer
No more data available for transfer from the RX
FIFO for this packet
No more space available for transfers to the
current RX buffer
Preemption
Typically, during the case of a master read operation (for
TX buffer transfers), the last transfer in the linear burst
sequence will be the last transfer executed before the
PCnet-PCI controller releases the bus. This is true of
both partial and completed linear burst sequences.
During the case of a master write operation (for RX
buffer transfers) when RX packet data has ended, the
last transfer in the linear burst sequence will be the last
transfer executed before the PCnet-PCI controller re-
leases the bus. This is true of both partial and completed
linear burst sequences.
However, if the next transfer that the PCnet-PCI control-
ler is scheduled to execute will be to the last available
location of a RX buffer, then the PCnet-PCI controller
will use a non-burst cycle to make the last transfer to the
buffer. This event occurs because of the restrictions
placed upon the byte enable signals during the linear
burst operation. As mentioned in the initial description of
linear burst accesses, all byte lanes of the data bus are
always enabled during linear burst operations. Note,
however, that in the case of the last RX buffer location,
the PCnet-PCI controller may own only a portion of the
DWORD location. In such cases, it is necessary to dis-
continue linear burst accesses on the second from last
RX buffer location so that an ordinary transfer with some
byte lanes disabled can be used for the final transfer.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com