ST7DALIF2 datasheet(61/171 Pages) STMICROELECTRONICS

61 / 171 page

ST7DALIF2

I/O ports

61/171

I/O ports

12.1

Introduction

The I/O ports allow data transfer. An I/O port can contain up to 8 pins. Each pin can be

programmed independently either as a digital input or digital output. In addition, specific pins

may have several other functions. These functions can include external interrupt, alternate

signal input/output for on-chip peripherals or analog input.

12.2

Functional description

A Data Register (DR) and a Data Direction Register (DDR) are always associated with each

port. The Option Register (OR), which allows input/output options, may or may not be

implemented. The following description takes into account the OR register. Refer to the Port

Configuration table for device specific information.

An I/O pin is programmed using the corresponding bits in the DDR, DR and OR registers: bit

x corresponding to pin x of the port.

Figure 30 shows the generic I/O block diagram.

12.2.1

Input modes

Clearing the DDRx bit selects input mode. In this mode, reading its DR bit returns the digital

value from that I/O pin.

If an OR bit is available, different input modes can be configured by software: floating or pull-

up. Refer to I/O Port Implementation section for configuration.

Note:

Writing to the DR modifies the latch value but does not change the state of the input pin.

Do not use read/modify/write instructions (BSET/BRES) to modify the DR register.

External interrupt function

Depending on the device, setting the ORx bit while in input mode can configure an I/O as an

input with interrupt. In this configuration, a signal edge or level input on the I/O generates an

interrupt request via the corresponding interrupt vector (eix).

Falling or rising edge sensitivity is programmed independently for each interrupt vector. The

External interrupt control register (EICR) on page 48 controls this sensitivity.

Each external interrupt vector is linked to a dedicated group of I/O port pins (see Section 4:

Pin description on page 13 and Section 10: Interrupts on page 45).

If several I/O interrupt pins on the same interrupt vector are selected simultaneously, they

are logically combined. For this reason if one of the interrupt pins is tied low, it may mask the

others.

External interrupts are hardware interrupts. Fetching the corresponding interrupt vector

automatically clears the request latch. Changing the sensitivity of a particular external

interrupt clears this pending interrupt. This can be used to clear unwanted pending

interrupts.

Spurious interrupts

ST7DALIF2 数据表(PDF) 61 Page - STMicroelectronics

ST7DALIF2 数据表(HTML) 61 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载