ST7DALIF2 datasheet(41/171 Pages) STMICROELECTRONICS

41 / 171 page

ST7DALIF2

Supply, reset and clock management

41/171

The LVD Reset circuitry generates a reset when VDD is below:

●

VIT+(LVD)when VDD is rising

●

VIT-(LVD) when VDD is falling

The LVD function is illustrated in Figure 16.

The voltage threshold can be configured by option byte to be low, medium or high.

Provided the minimum VDD value (guaranteed for the oscillator frequency) is above VIT-(LVD),

the MCU can only be in two modes:

●

Under full software control

●

In static safe reset

In these conditions, secure operation is always ensured for the application without the need

for external reset hardware.

During a Low Voltage Detector Reset, the RESET pin is held low, thus permitting the MCU

to reset other devices.

Note:

The LVD allows the device to be used without any external RESET circuitry.

The LVD is an optional function which can be selected by option byte.

Use of LVD with capacitive power supply: with this type of power supply, if power cuts occur

in the application, it is recommended to pull VDD down to 0V to ensure optimum restart

conditions. Refer to circuit example in Figure 87 on page 150 and note 4.

It is recommended to make sure that the VDD supply voltage rises monotonously when the

device is exiting from Reset, to ensure the application functions properly.

Figure 16.

Low voltage detector vs reset

VDD

VIT+(LVD)

RESET

VIT-(LVD)

Vhys

ST7DALIF2 数据表(PDF) 41 Page - STMicroelectronics

ST7DALIF2 数据表(HTML) 41 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载