数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST7DALIF2 数据表(PDF) 97 Page - STMicroelectronics

部件名 ST7DALIF2
功能描述  Configurable watchdog timer
PDF  171 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST7DALIF2 数据表(HTML) 97 Page - STMicroelectronics

Back Button ST7DALIF2 Datasheet HTML 93Page - STMicroelectronics ST7DALIF2 Datasheet HTML 94Page - STMicroelectronics ST7DALIF2 Datasheet HTML 95Page - STMicroelectronics ST7DALIF2 Datasheet HTML 96Page - STMicroelectronics ST7DALIF2 Datasheet HTML 97Page - STMicroelectronics ST7DALIF2 Datasheet HTML 98Page - STMicroelectronics ST7DALIF2 Datasheet HTML 99Page - STMicroelectronics ST7DALIF2 Datasheet HTML 100Page - STMicroelectronics ST7DALIF2 Datasheet HTML 101Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 97 / 171 page
background image
ST7DALIF2
DALI communication module
97/171
Bits 7:0 = DCMFA[7:0] Forward Address.
These bits are read by software and set/cleared by hardware.
These 8 bits are used to store the "forward frame" address byte.
16.11.3
DCM forward data register (DCMFD)
Read only
Reset Value: 0000 0000 (00h)
Bits 7:0 = DCMFD[7:0] Forward Data.
These bits are read by software and set/cleared by hardware.
These 8 bits are used to store the "forward frame" data byte.
16.11.4
DCM backward data register (DCMBD)
Read / Write
Reset Value: 0000 0000 (00h)
Bits 7:0 = DCMBD[7:0] Backward Data.
These bits are set/cleared by software and cleared by hardware after a reset.
These 8 bits are used to store the "backward frame" data byte. The software writes to this
register before enabling the transmit operation.
16.11.5
DCM control register (DCMCR)
Read / Write
Reset Value: 0000 0000 (00h)
Bits 7:4 = Reserved. Forced by hardware to 0.
Bit 3 = DCME DALI Communication Enable.
This bit is set/cleared by software and cleared by hardware after a reset.
When set, it enables DALI communication. It also resets the entire internal finite state
machine.
0: The DCM is not enable to receive/transmit
1: The DCM is enable to receive/transmit
Bit 2 = RTA Receive/Transmit Acknowledge.
This bit is reset by hardware after it has been set by software. It is cleared after a reset.
This bit must be set, after a first DALI frame reception or transmission, to allow the DCM to
perform the next DALI communication.
0: No acknowledge
7
0
FD7
FD6
FD5
FD4
FD3
FD2
FD1
FD0
7
0
BD7
BD6
BD5
BD4
BD3
BD2
BD1
BD0
7
0
0000
DCME
RTA
RTS
FTS



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com