ST7DALIF2 datasheet(48/171 Pages) STMICROELECTRONICS

48 / 171 page

Interrupts

ST7DALIF2

48/171

10.4

Interrupt registers

10.4.1

External interrupt control register (EICR)

Read/Write

Reset Value: 0000 0000 (00h)

Bit 7:6 = IS3[1:0] ei3 sensitivity

These bits define the interrupt sensitivity for ei3 (Port B0) according to Table 16.

Bit 5:4 = IS2[1:0] ei2 sensitivity

These bits define the interrupt sensitivity for ei2 (Port B3) according to Table 16.

Bit 3:2 = IS1[1:0] ei1 sensitivity

These bits define the interrupt sensitivity for ei1 (Port A7) according to Table 16.

Bit 1:0 = IS0[1:0] ei0 sensitivity

These bits define the interrupt sensitivity for ei0 (Port A0) according to Table 16.

Note:

These 8 bits can be written only when the I bit in the CC register is set.

Changing the sensitivity of a particular external interrupt clears this pending interrupt. This

can be used to clear unwanted pending interrupts. Refer to section Section 10.4: Interrupt

registers.

10.4.2

External interrupt selection register (EISR)

Read/Write

Reset Value: 0000 1100 (0Ch)

Bit 7:6 = ei3[1:0] ei3 pin selection

These bits are written by software. They select the Port B I/O pin used for the ei3 external

interrupt according to the table below.

IS31

IS30

IS21

IS20

IS11

IS10

IS01

IS00

Table 16.

Interrupt sensitivity bits

ISx1

ISx0

External interrupt sensitivity

Falling edge & low level

Rising edge only

Falling edge only

Rising and falling edge

ei31

ei30

ei21

ei20

ei11

ei10

ei01

ei00

ST7DALIF2 数据表(PDF) 48 Page - STMicroelectronics

ST7DALIF2 数据表(HTML) 48 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载