ST7DALIF2 datasheet(66/171 Pages) STMICROELECTRONICS

66 / 171 page

I/O ports

ST7DALIF2

66/171

12.3

I/O port implementation

The hardware implementation on each I/O port depends on the settings in the DDR and OR

registers and specific I/O port features such as ADC input or open drain.

Switching these I/O ports from one state to another should be done in a sequence that

prevents unwanted side effects. Recommended safe transitions are illustrated in Figure 31.

Other transitions are potentially risky and should be avoided, since they may present

unwanted side-effects such as spurious interrupt generation.

Figure 31.

Interrupt I/O port state transitions

12.4

Unused I/O pins

Unused I/O pins must be connected to fixed voltage levels. Refer to Section 20.

12.5

Low power modes

12.6

Interrupts

The external interrupt event generates an interrupt if the corresponding configuration is

selected with DDR and OR registers and if the I bit in the CC register is cleared (RIM

instruction).

floating/pull-up

interrupt

INPUT

floating

(reset state)

INPUT

open-drain

OUTPUT

push-pull

OUTPUT

= DDR, OR

Table 27.

Effect of low power modes on I/O ports

Mode

Description

Wait

No effect on I/O ports. External interrupts cause the device to exit from Wait

mode.

Halt

No effect on I/O ports. External interrupts cause the device to exit from Halt

mode.

Table 28.

I/O port interrupt control/wake-up capability

Interrupt event

Event

flag

Enable

control

bit

Exit

from

Wait

Exit

from

Halt

External interrupt on selected

external event

DDRx

ORx

Yes

ST7DALIF2 数据表(PDF) 66 Page - STMicroelectronics

ST7DALIF2 数据表(HTML) 66 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载