数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST7DALIF2 数据表(PDF) 78 Page - STMicroelectronics

部件名 ST7DALIF2
功能描述  Configurable watchdog timer
PDF  171 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST7DALIF2 数据表(HTML) 78 Page - STMicroelectronics

Back Button ST7DALIF2 Datasheet HTML 74Page - STMicroelectronics ST7DALIF2 Datasheet HTML 75Page - STMicroelectronics ST7DALIF2 Datasheet HTML 76Page - STMicroelectronics ST7DALIF2 Datasheet HTML 77Page - STMicroelectronics ST7DALIF2 Datasheet HTML 78Page - STMicroelectronics ST7DALIF2 Datasheet HTML 79Page - STMicroelectronics ST7DALIF2 Datasheet HTML 80Page - STMicroelectronics ST7DALIF2 Datasheet HTML 81Page - STMicroelectronics ST7DALIF2 Datasheet HTML 82Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 78 / 171 page
background image
12-bit autoreload timer 2 (AT2)
ST7DALIF2
78/171
Bits 4:3 = CK[1:0] Counter Clock Selection.
These bits are set and cleared by software and cleared by hardware after a reset. They
select the clock frequency of the counter.
Bit 2 = OVF Overflow Flag.
This bit is set by hardware and cleared by software by reading the TCSR register. It
indicates the transition of the counter from FFFh to ATR value.
0: No counter overflow occurred
1: Counter overflow occurred
Bit 1 = OVFIE Overflow Interrupt Enable.
This bit is read/write by software and cleared by hardware after a reset.
0: OVF interrupt disabled.
1: OVF interrupt enabled.
Bit 0 = CMPIE Compare Interrupt Enable.
This bit is read/write by software and cleared by hardware after a reset. It can be used to
mask the interrupt generated when the CMPF bit is set.
0: CMPF interrupt disabled.
1: CMPF interrupt enabled.
14.6.2
Counter register high (CNTRH)
Read only
Reset Value: 0000 0000 (000h)
14.6.3
Counter register low (CNTRL)
Read only
Reset Value: 0000 0000 (000h)
Bits 15:12 = Reserved.
Bits 11:0 = CNTR[11:0] Counter Value.
This 12-bit register is read by software and cleared by hardware after a reset. The counter is
incremented continuously as soon as a counter clock is selected. To obtain the 12-bit value,
Table 38.
Counter clock frequency
Counter clock selection
CK1
CK0
OFF
0
0
fLTIMER (1 ms timebase @ 8 MHz)
(1)
1.
PWM mode and Output Compare modes are not available at this frequency.
01
fCPU
10
32 MHz (2)
2.
ATICR counter may return inaccurate results when read. It is therefore not recommended to use Input
Capture mode at this frequency.
11
15
8
00
00
CNTR
11
CNTR
10
CNTR9
CNTR8
7
0
CNTR7
CNTR6
CNTR5
CNTR4
CNTR3
CNTR2
CNTR1
CNTR0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com