数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST7DALIF2 数据表(PDF) 98 Page - STMicroelectronics

部件名 ST7DALIF2
功能描述  Configurable watchdog timer
PDF  171 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST7DALIF2 数据表(HTML) 98 Page - STMicroelectronics

Back Button ST7DALIF2 Datasheet HTML 94Page - STMicroelectronics ST7DALIF2 Datasheet HTML 95Page - STMicroelectronics ST7DALIF2 Datasheet HTML 96Page - STMicroelectronics ST7DALIF2 Datasheet HTML 97Page - STMicroelectronics ST7DALIF2 Datasheet HTML 98Page - STMicroelectronics ST7DALIF2 Datasheet HTML 99Page - STMicroelectronics ST7DALIF2 Datasheet HTML 100Page - STMicroelectronics ST7DALIF2 Datasheet HTML 101Page - STMicroelectronics ST7DALIF2 Datasheet HTML 102Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 98 / 171 page
background image
DALI communication module
ST7DALIF2
98/171
1: Acknowledge
Bit 1 = RTS Receive/Transmit state.
This bit is set/cleared by software and cleared by hardware after a reset.
This bit must be set to ’1’ after a forward frame is received, if a backward frame is required.
This bit must be cleared after a backward frame is transmitted, if a forward frame is required.
0: The DCM is set to Receive state
1: The DCM is set to Transmit state
Bit 0 = FTS Force Transmit state.
This bit is set/cleared by software and cleared by hardware after a reset.
When this bit is set, the DCM is forced into Transmit state. Preferably before forcing the
DCM into Transmit state, the user should reset and set the DCME bit in the DCMCR
register. An interrupt flag
(ITF) is generated after a forced transmission.
0: The DCM is not forced to Transmit state
1: The DCM is forced to Transmit state
16.11.6
DCM control/status register (DCMCSR)
Read only (except for bit 7)
Reset Value: 0000 0000 (00h)
Bit 7 = ITE Interrupt Enable.
This bit is set/cleared by software and cleared by hardware after a reset.
When set, this bit allows the generation of DALI interrupts.
0: DCM interrupt (ITF) disabled
1: DCM interrupt (ITF) enabled
Bit 6 = ITF Interrupt Flag. (Read only)
This bit is set/cleared by hardware and read by software.
This bit is set after the end of the "backward frame" transmission or the "forward frame"
reception. It is cleared by setting the RTA bit in the DCMCR register. It is set after a forced
transmission (see the FTS bit).
0: Not the end of reception/transmission
1: End of reception/transmission
Bit 5 = EF Error Flag. (Read only)
This bit is set/cleared by hardware. It is cleared by reading the DCMCSR register.
This bit is set when either the DALI data format received is wrong or an interface failure is
detected.
0: No data format error during reception
1: Data format error during reception
Bit 4 = RTF Receive/Transmit Flag. (Read only)
This bit is set/reset by hardware and read by software.
7
0
ITE
ITF
EF
RTF
CK3
CK2
CK1
CK0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com