ST7LITE49K2 datasheet(178/245 Pages) STMICROELECTRONICS

178 / 245 page

On-chip peripherals

ST7LITE49K2

178/245

11.8.3

Functional description

To make an analog comparison, the CMPON bit in the CMPxCR register must be set to

power-on the comparator and internal voltage reference module.

The VP comparator A input is mapped on PC6 and the VP comparator B input is mapped on

PC5. The VN comparator A input is mapped on PA0 and the VN comparator B input is

mapped on PC4.

The internal voltage reference can provide a range of different voltages to the comparator

VN input, selected by several bits in the VREFCR register, as described in Table 59 on

page 180.

The comparator A output is connected to pin PC7 and the comparator B output is connected

to pin PB5 when the COUT bit in the CMPxCR register is set.

The comparator output is also connected internally to the break function of the 12-bit

Autoreload Timer (refer to Section 11.2: Dual 12-bit autoreload timer on page 84)

When the Comparator is OFF, the output value of comparator is ‘1’.

Important note: To avoid spurious toggling of the output of the comparator due to noise on

the voltage reference, it is recommended to enable the hysteresis through the CHYST bit in

the CMPxCR register.

Figure 81.

Analog comparator and internal voltage reference

COMPINA-

COMPINA+

COMPA

VCBGR bit

VR[3:0] bits

1.2V Bandgap

to 12-bit

Break 1 input

Comparator

Voltage Reference

VCEXT bit

Autoreload Timer

COMPINB+

COMPINB-

Comparator

VCEXTB bit

COMPB

Break 2 input

to 12-bit Autoreload Timer

ST7LITE49K2 数据表(PDF) 178 Page - STMicroelectronics

ST7LITE49K2 数据表(HTML) 178 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载