HC705P6AGRSSLASHD datasheet(39/134 Pages) NXP

39 / 134 page

MC68HC705P6A — Rev. 1.0

General Release Specification

Resets

General Release Specification — MC68HC705P6A

Section 4. Resets

4.1 Contents

4.2

Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .39

4.3

External Reset (RESET). . . . . . . . . . . . . . . . . . . . . . . . . . . . . .40

4.4

Internal Resets . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .40

4.4.1

Power-On Reset (POR). . . . . . . . . . . . . . . . . . . . . . . . . . . .40

4.4.2

Computer Operating Properly (COP) Reset . . . . . . . . . . . .40

4.2 Introduction

The MCU can be reset from three sources: one external input and two

internal reset conditions. The RESET pin is a Schmitt trigger input as

shown in Figure 4-1. The CPU and all peripheral modules will be reset

by the RST signal which is the logical OR of internal reset functions and

is clocked by PH1.

Figure 4-1. Reset Block Diagram

RST

POWER-ON

RESET

(POR)

RESET

COP

WATCHDOG

(COPR)

VDD

OSC

DATA

ADDRESS

DFF

TO CPU AND

PERIPHERALS

PH1

RES

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

HC705P6AGRS/D 数据表(PDF) 39 Page - NXP Semiconductors

HC705P6AGRS/D 数据表(HTML) 39 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载