HC705P6AGRSSLASHD datasheet(51/134 Pages) NXP

51 / 134 page

General Release Specification

Port B

MC68HC705P6A — Rev. 1.0

General Release Specification

Input/Output Ports

6.4 Port B

Port B is a 3-bit bidirectional port which can share pins PB5–PB7 with

the SIOP communications subsystem. The port B data register is located

at address $0001 and its data direction register (DDR) is located at

address $0005. The contents of the port B data register are

indeterminate at initial powerup and must be initialized by user software.

Reset does not affect the data registers, but clears the DDRs, thereby

setting all of the port pins to input mode. Writing a one to a DDR bit sets

the corresponding port pin to output mode (see Figure 6-2).

Port B may be used for general I/O applications when the SIOP

subsystem is disabled. The SPE bit in register SPCR is used to

enable/disable the SIOP subsystem. When the SIOP subsystem is

enabled, port B registers are still accessible to software. Writing to either

of the port B registers while a data transfer is under way could corrupt

the data. See Section 7. Serial Input/Output Port for a discussion of

the SIOP subsystem.

Figure 6-2. Port B I/O Circuitry

READ $0001

WRITE $0001

READ $0005

DATA

I/O

OUTPUT

INTERNAL HC05

DATA BUS

RESET

(RST)

WRITE $0005

DATA DIRECTION

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

HC705P6AGRS/D 数据表(PDF) 51 Page - NXP Semiconductors

HC705P6AGRS/D 数据表(HTML) 51 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载