| 数据搜索系统,热门电子元器件搜索 |
|
HC705P6AGRS/D 数据表(PDF) 41 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
HC705P6AGRS/D 数据表(HTML) 41 Page - NXP Semiconductors |
|
41 / 134 page ![]() General Release Specification Internal Resets MC68HC705P6A — Rev. 1.0 General Release Specification Resets voltage range (between VSS–VDD), the COP watchdog timer’s output will be restored if the COP bit in the MOR is set. The COP register is shared with the LSB of an unused vector address as shown in Figure 4-2. Reading this location will return the programmed value of the unused user interrupt vector, usually zero. Writing to this location will clear the COP watchdog timer. When the COP watchdog timer expires, it will generate the RST signal and reset the MCU. If any other reset function is active at the end of the COP reset signal, the RST signal will remain in the reset condition until the other reset condition(s) end. When the reset condition ends, the MCU’s operating mode will be selected (see Table 3-1). $1FF0 Bit 7 654321 Bit 0 Read: 00000000 Write: COPR = Unimplemented Figure 4-2. Unused Vector and COP Watchdog Timer Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |