数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

HC705P6AGRS/D 数据表(PDF) 46 Page - NXP Semiconductors

部件名 HC705P6AGRS/D
功能描述  The Motorola MC68HC705P6A is an EPROM version of the MC68HC05P6 microcontroller
PDF  134 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

HC705P6AGRS/D 数据表(HTML) 46 Page - NXP Semiconductors

Back Button HC705P6AGRS/D Datasheet HTML 42Page - NXP Semiconductors HC705P6AGRS/D Datasheet HTML 43Page - NXP Semiconductors HC705P6AGRS/D Datasheet HTML 44Page - NXP Semiconductors HC705P6AGRS/D Datasheet HTML 45Page - NXP Semiconductors HC705P6AGRS/D Datasheet HTML 46Page - NXP Semiconductors HC705P6AGRS/D Datasheet HTML 47Page - NXP Semiconductors HC705P6AGRS/D Datasheet HTML 48Page - NXP Semiconductors HC705P6AGRS/D Datasheet HTML 49Page - NXP Semiconductors HC705P6AGRS/D Datasheet HTML 50Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 134 page
background image
Interrupts
General Release Specification
MC68HC705P6A — Rev. 1.0
Interrupts
5.3 Interrupt Types
The interrupts fall into three categories: reset, software, and hardware.
5.3.1 Reset Interrupt Sequence
The RESET function is not in the strictest sense an interrupt; however,
it is acted upon in a similar manner as shown in Figure 5-1. A low-level
input on the RESET pin or internally generated RST signal causes the
program to vector to its starting address which is specified by the
contents of memory locations $1FFE and $1FFF. The I bit in the
condition code register is also set. The MCU is configured to a known
state during this type of reset as previously described in Section 4.
Resets.
5.3.2 Software Interrupt (SWI)
The SWI is an executable instruction. It is also a non-maskable interrupt
since it is executed regardless of the state of the I bit in the CCR. As with
any instruction, interrupts pending during the previous instruction will be
serviced before the SWI opcode is fetched. The interrupt service routine
address for the SWI instruction is specified by the contents of memory
locations $1FFC and $1FFD.
5.3.3 Hardware Interrupts
All hardware interrupts are maskable by the I bit in the CCR. If the I bit
is set, all hardware interrupts (internal and external) are disabled.
Clearing the I bit enables the hardware interrupts. Four hardware
interrupts are explained in the following subsections.
5.3.3.1 External Interrupt (IRQ)
The IRQ/VPP pin drives an asynchronous interrupt to the CPU. An edge
detector flip-flop is latched on the falling edge of IRQ/VPP. If either the
output from the internal edge detector flip-flop or the level on the
IRQ/VPP pin is low, a request is synchronized to the CPU to generate the
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com