HC705P6AGRSSLASHD datasheet(73/134 Pages) NXP

73 / 134 page

General Release Specification

Timer I/O Registers

MC68HC705P6A — Rev. 1.0

General Release Specification

Capture/Compare Timer

8.4.5 Input Capture Registers (ICRH and ICRL)

When a selected edge occurs on the TCAP pin, the current high and low

bytes of the 16-bit counter are latched into the input capture registers.

Reading ICRH before reading ICRL inhibits further capture until ICRL is

read. Reading ICRL after reading the status register clears the input

capture flag (ICF). Writing to the input capture registers has no effect.

Figure 8-6. Input Capture Registers (ICRH and ICRL)

NOTE:

To prevent interrupts from occurring between readings of ICRH and

ICRL, set the interrupt flag in the condition code register before reading

ICRH, and clear the flag after reading ICRL.

ICRH

$0014

Bit 7

Bit 0

Read:

BIT15

BIT14

BIT13

BIT12

BIT11

BIT10

BIT9

BIT8

Write:

ICRL

$0015

Bit 7

Bit 0

Read:

BIT7

BIT6

BIT5

BIT4

BIT3

BIT2

BIT1

BIT0

Write:

RESET DOES NOT AFFECT THE INPUT CAPTURE REGISTERS

= Unimplemented

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

HC705P6AGRS/D 数据表(PDF) 73 Page - NXP Semiconductors

HC705P6AGRS/D 数据表(HTML) 73 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载