DSP56303 datasheet(106/292 Pages) FREESCALE

106 / 292 page

DSP56303 User’s Manual, Rev. 2

6-6

Freescale Semiconductor

Host Interface (HI08)

The choice of which protocol to use is based on such system constraints as the amount of data to

be transferred, the timing requirements for the transfer, and the availability of such resources as

processing bandwidth and DMA channels. All of these constraints are discussed in the following

sections. The transfers described here occur asynchronously between the host and the DSP; each

transferring data at its own pace. However, use of the appropriate handshaking protocol allows

data transfers to occur at optimum rates.

6.4.1 Software Polling

Software polling is the simplest data transfer method to use, but it demands the greatest amount

of the core’s processing power. Status bits are provided for the host or the DSP core to test and

determine if the data registers are empty or full. However, the DSP core cannot be involved in

other processing activities while it is polling these status bits.

On the DSP side, for transfers from the DSP to the host (host reads), the DSP core must

determine the state of Host Transmit Data register (HTX). In transfers from the host to the DSP

(host writes), the DSP side should determine the state of the Host Receive Data Register (HRX).

Thus, two bits are provided to the core for polling:

the Host Transmit Data Empty (HTDE) bit in the Host Status register (HSR[1]:HTDE)

the Host Receive Data Full (HRDF) bit in the Host Status register (HSR[0]:HRDF)

A similar mechanism is available on the host-side to determine the state of the Transmit Registers

(TXH:TXM:TXL) and Receive Registers (RXH:RHM:RHL). Two bits are provided to the host

for polling:

the Transmit Data Empty (TXDE) bit in the Interface Status Register (ISR[1]:TXDE)

the Receive Data Full (RXDF) bit in the Interface Status Register (ISR[0]:RXDF)

The HI08 also offers four general-purpose flags for communication between the host and the

DSP. The DSP-side uses the HSR Host Flag bits (HCR[4–3] = HF[3–2]) to pass

application-specific information to the host. The status of HF3–HF2 is reflected in the host-side

ISR Host Flag bits (ISR[4–3] = HF[3–2]). Similarly, the host side can use the ICR Host Flag bits

(ICR[4–3] = HF[1–0]) to pass application-specific information to the DSP. The status of HF[1–0]

is reflected in the DSP-side HSR Host Flag bits (HSR[4–3] = HF[1–0]).

6.4.2 Core Interrupts and Host Commands

The HI08 can request interrupt service from the DSP56303 core. The DSP56303 core interrupts

are internal and do not require the use of an external interrupt signal. When the appropriate

interrupt enable bit in the HCR is set, an interrupt condition caused by the host interface sets the

appropriate bit in the HSR, generating an interrupt request to the DSP56303 interrupt controller

(see Figure 6-2). The DSP56303 acknowledges interrupts by jumping to the appropriate interrupt

service routine. The following DSP core interrupts are possible from the HI08 peripheral:

DSP56303 数据表(PDF) 106 Page - Freescale Semiconductor, Inc

DSP56303 数据表(HTML) 106 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载