DSP56303 datasheet(108/292 Pages) FREESCALE

108 / 292 page

DSP56303 User’s Manual, Rev. 2

6-8

Freescale Semiconductor

Host Interface (HI08)

Note:

When the DSP enters Stop mode, the HI08 pins are electrically disconnected

internally, thus disabling the HI08 until the core leaves Stop mode. Do not issue a

STOP command via the HI08 unless some other mechanism for exiting this mode is

provided.

6.4.3 Core DMA Access

The DSP56300 family Direct Memory Access (DMA) controller permits transfers between

internal or external memory and I/O without any core intervention. A DMA channel can be set up

to transfer data to/from the HTX and HRX data registers, freeing the core to use its processing

power on functions other than polling or interrupt routines for the HI08. DMA may well be the

best method to use for data transfers, but it requires that one of the six DMA channels be

available for use. Two HI08 DMA sources are possible, as Table 6-4 shows. Refer to the

DSP56300 Family Manual to learn about DMA accesses.

Note:

DMA transfers do not access the host bus. The host must determine when data is

available in the host-side data registers using an appropriate polling mechanism.

6.4.4 Host Requests

A set of signal lines allow the HI08 to request service from the host. The request signal lines

normally connect to the host interrupt request pins (IRQx) and indicate to the host when the DSP

HI08 port requires service. The HI08 can be configured to use either a single Host Request

(HREQ) line for both receive and transmit requests or two signal lines, a Host Transmit Request

(HTRQ) and a Host Receive Request (HRRQ), for each type of transfer.

Host requests are enabled on both the DSP-side and host-side. On the DSP side, the HPCR Host

Request Enable bit (HPCR[4] = HREN) is set to enable host requests. On the host side, clearing

the ICR Double Host Request bit (ICR[2] = HDRQ) configures the HI08 to use a single request

line (HREQ). Setting the ICR[2] = HDRQ bit enables both transmit and request lines to be used.

Further, the host uses the ICR Receive Request Enable bit (ICR[0] = RREQ) and the ICR

Transmit Request Enable bit (ICR[1] = TREQ) to enable receive and transmit requests,

Table 6-4. DMA Request Sources

Requesting Device

DCRx[15–11] = DRS[4–0]

Host Receive Data Full (HRDF = 1)

10011

Host Transmit Data Empty (HTDE = 1)

10100

DSP56303 数据表(PDF) 108 Page - Freescale Semiconductor, Inc

DSP56303 数据表(HTML) 108 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载